CS8415A-CS Datasheet

  • CS8415A-CS

  • Cirrus Logic [96 kHz DIGITAL AUDIO INTERFACE RECEIVER]

  • 733.62KB

  • CIRRUS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS8415A
7. CONTROL PORT REGISTER SUMMARY
Addr
(HEX)
01
02
04
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14-1D
1E
20-37
7F
Function
Control 1
Control 2
Clock Source Control
Serial Output Format
Interrupt 1 Status
Interrupt 2 Status
Interrupt 1 Mask
Interrupt 1 Mode (MSB)
Interrupt 1 Mode (LSB)
Interrupt 2 Mask
Interrupt 2 Mode (MSB)
Interrupt 2 Mode (LSB)
Receiver CS Data
Receiver Errors
Receiver Error Mask
CS Data Buffer Control
U Data Buffer Control
Q sub-code Data
OMCK/RMCK Ratio
C or U Data Buffer
ID and Version
7
SWCLK
0
0
SOMS
0
0
0
0
0
0
0
0
AUX3
0
0
0
0
6
0
HOLD1
RUN
SOSF
OSLIP
0
OSLIPM
OSLIP1
OSLIP0
0
0
0
AUX2
QCRC
QCRCM
0
0
5
MUTESAO
HOLD0
0
SORES1
0
0
0
0
0
0
0
0
AUX1
CCRC
CCRCM
BSEL
0
4
0
RMCKF
0
SORES0
0
0
0
0
0
0
0
0
AUX0
UNLOCK
UNLOCKM
CBMR
0
3
0
MMR
0
SOJUST
0
DETU
0
0
0
DETUM
DETU1
DETU0
PRO
V
VM
DETCI
0
2
INT1
MUX2
0
SODEL
DETC
0
DETCM
DETC1
DETC0
0
0
0
AUDIO
CONF
CONFM
0
0
1
INT0
MUX1
0
SOSPOL
0
QCH
0
0
0
QCHM
QCH1
QCH0
COPY
BIP
BIPM
CAM
DETUI
0
0
MUX0
1
SOLRPOL
RERR
0
RERRM
RERR1
RERR0
0
0
0
ORIG
PAR
PARM
CHS
0
ORR7
ORR6
ORR5
ORR4
ORR3
ORR2
ORR1
ORR0
ID3
ID2
ID1
ID0
VER3
VER2
VER1
VER0
Table 1. Control Register Map Summary
7.1
Memory Address Pointer (MAP)
7
INCR
6
MAP6
5
MAP5
4
MAP4
3
MAP3
2
MAP2
1
MAP1
0
MAP0
INCR - Auto Increment Address Control Bit
Default = 鈥?鈥?/div>
0 - Disabled
1 - Enabled
MAP6:MAP0 - Register address
Note:
Reserved registers must not be written to during normal operation. Some reserved registers are used for
test modes, which can completely alter the normal operation of the CS8415A.
19

CS8415A-CS PDF文件相关型号

CS8415A-CZ,CS8415A-IZ

CS8415A-CS 产品属性

  • Cirrus Logic

  • 音频 DSP

CS8415A-CS相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!