您的位置：维库电子市场网 > Datasheet > CS8416-CS

CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • 764.03KB

  • CIRRUS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS8416
8.7
7
0
Receiver Error Mask (06h)
6
QCRCM
5
CCRCM
4
UNLOCKM
3
VM
2
CONFM
1
BIPM
0
PARM
The bits in this register serve as masks for the corresponding bits of the Receiver Error Register. If a
mask bit is set to 1, the error is unmasked, meaning that its occurrence will appear in the receiver
error register, will affect the RERR pin, will affect the RERR interrupt, and will affect the current audio
sample according to the status of the HOLD bit. If a mask bit is set to 0, the error is masked, meaning
that its occurrence will not appear in the receiver error register, will not affect the RERR pin, will not
affect the RERR interrupt, and will not affect the current audio sample. The CCRC and QCRC bits
behave differently from the other bits: they do not affect the current audio sample even when un-
masked. This register defaults to 00h.
8.8
7
0
Interrupt Mask (07h)
6
PCCHM
5
OSLIPM
4
DETCM
3
CCHM
2
RERRM
1
QCHM
0
FCHM
The bits of this register serve as a mask for the
Interrupt Status register.
If a mask bit is set to 1, the
error is unmasked, meaning that its occurrence will affect the INT pin and the status register. If a mask
bit is set to 0, the error is masked, meaning that its occurrence will not affect the internal INT signal
or the status register. The bit positions align with the corresponding bits in
Interrupt Status register.
This register defaults to 00h.
The INT signal may be selected to appear on the GPO pins.
8.9
7
0
0
Interrupt Mode MSB (08h) and Interrupt Mode LSB(09h)
6
PCCH1
PCCH0
5
OSLIP1
OSLIP0
4
DETC1
DETC0
3
CCH1
CCH0
2
RERR1
RERR0
1
QCH1
QCH0
0
FCH1
FCH0
The two Interrupt Mode registers form a 2-bit code for each
Interrupt Status register
function. There
are three ways to set the INT pin active in accordance with the interrupt condition. In the Rising edge
active mode, the INT pin becomes active on the arrival of the interrupt condition. In the Falling edge
active mode, the INT pin becomes active on the removal of the interrupt condition. In Level active
mode, the INT interrupt pin becomes active during the interrupt condition. Be aware that the active
level(Active High or Low) only depends on the INT[1:0] bits. These registers default to 00h.
00 -
01 -
10 -
11 -
Rising edge active
Falling edge active
Level active
Reserved
DS578PP2
29

CS8416-CS PDF文件相关型号

CS8416-CZ

CS8416-CS相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！