您的位置：维库电子市场网 > Datasheet > CS8416-CS

CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • 764.03KB

  • CIRRUS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS8416
RST
9
Reset
(
Input
) - When RST is low, the CS8416 enters a low power mode and all internal states are
reset. On initial power up, RST must be held low until the power supply is stable, and all input clocks
are stable in frequency and phase.
Address Bit 0 (I
2
C) / Control Port Chip Select (SPI)
(
Input)
- A falling edge on this pin puts the
AD0/CS
14
CS8416 into SPI control port mode. With no falling edge, the CS8416 defaults to I
2
C mode. In I
2
C
mode, AD0 is a chip address pin. In SPI mode, CS is used to enable the control port interface on the
CS8416
AD1/CDIN
15
Address Bit 1 (I
2
C) / Serial Control Data in (SPI)
(
Input
) - In I
2
C mode, AD1 is a chip address pin. In
SPI mode, CDIN is the input data line for the control port interface
Control Port Clock
(
Input
) - Serial control interface clock and is used to clock control data bits into and
out of the CS8416.
Serial Control Data I/O (I
2
C) / Data Out (SPI)
(
Input/Output
) - In I
2
C mode, SDA is the control I/O data
line. SDA is open drain and requires an external pull-up resistor to VL+. In SPI mode, CDOUT is the
output data from the control port interface on the CS8416
General Purpose Output 2
(Output)
- If using the I
2
C control port, this pin must be pulled high or low
through a 47 k
鈩?/div>
resistor. See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
General Purpose Output 1
(Output)
See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
General Purpose Output 0
(Output)
See
鈥淕eneral Purpose Outputs鈥?on page 22
for GPO functions.
Serial Audio Output Data
(
Output
) - Audio data serial output pin. This pin must be pulled high to VL+
through a 47 K
鈩?/div>
resistor to place the part in Software Mode.
Serial Audio Output Left/Right Clock
(
Input
/
Output
) - Word rate clock for the audio data on the
SDOUT pin. Frequency will be the output sample rate (Fs)
Serial Audio Output Bit Clock
(
Input
/
Output
) - Serial bit clock for audio data on the SDOUT pin
System Clock
(
Input
) - When the OMCK System Clock Mode is enabled using the SWCLK bit in the
Control 1 register, the clock signal input on this pin is output through RMCK. OMCK serves as
reference signal for OMCK/RMCK ratio expressed in register 24
Input Section Recovered Master Clock
(
Output
) - Input section recovered master clock output when
PLL is used. Frequency defaults to 256x the sample rate (Fs) and may be set to 128x. It may also be
tri-stated by the RXD bit in the Control 4 register (04h).
SCL/CCLK
16
SDA/
CDOUT
17
AD2/GPO2
18
GPO1
GPO0
SDOUT
19
20
26
OLRCK
28
OSCLK
OMCK
27
25
RMCK
24
36
DS578PP2

CS8416-CS PDF文件相关型号

CS8416-CZ

CS8416-CS相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！