鈮?/div>
88.1 KHz. Otherwise output indeterminate.
Receiver Channel Status Block
(
Output
)
-
Indicates the beginning of a received channel status
block. RCBL goes high two frames after the reception of a Z preamble, remains high for 16 frames
and then returns low for the remainder of the block. RCBL changes on rising edges of RMCK.
User Data
(
Output
) - Outputs user data from the AES3 receiver, clocked by the rising and falling
edges of OLRCK.
Channel Status Data
(
Output
) - Outputs channel status data from the AES3 receiver, clocked by the
ris ing and falling edges of OLRCK.
S/PDIF MUX Pass through
(
Output)
Serial Audio Output Data
(
Output
) - Audio data serial output pin. This pin must be pulled to low to
DGND through a 47 K
鈩?/div>
resistor.
Serial Audio Output Left/Right Clock
(
Input
/
Output
) - Word rate clock for the audio data on the
SDOUT pin. Frequency will be the output sample rate (Fs).
Serial Audio Output Bit Clock
(
Input
/
Output
) - Serial bit clock for audio data on the SDOUT pin.
System Clock
(
Input
) - When the OMCK System Clock Mode is enabled using the SWCLK bit in the
Control 1 register, the clock signal input on this pin is output through RMCK. OMCK serves as
reference signal for OMCK/RMCK ratio expressed in register 24
Recovered Master Clock
(
Output
) - Recovered master clock output when PLL is locked to the
incoming AES3 stream. Frequency is 128/256x the sample rate (Fs).
RCBL
17
U
18
C
19
TX
SDOUT
20
26
OLRCK
28
OSCLK
OMCK
27
25
RMCK
24
DS578PP2
39
prev
next