CS8416-CS Datasheet

  • CS8416-CS

  • Cirrus Logic [192 kHZ DIGITAL AUDIO INTERFACE RECEIVER]

  • 764.03KB

  • CIRRUS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS8416
SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS
(T
A
= 25 掳C for suffixes 鈥楥S鈥?& 鈥機Z鈥? T
A
= -40 to 85 掳C for 鈥業S鈥?& 鈥業Z鈥?; VA+ = VD+ = 3.3 V 卤 5%, VL+ = 3.135 V to 5.5
V, Inputs: Logic 0 = 0 V, Logic 1 = VL+; C
L
= 20 pF)
Parameter
OSCLK Active Edge to SDOUT Output Valid
Master Mode
RMCK to OSCLK active edge delay
RMCK to OLRCK delay
OSCLK and OLRCK Duty Cycle
Slave Mode
OSCLK Period
OSCLK Input Low Width
OSCLK Input High Width
OSCLK Active Edge to OLRCK Edge
OSCLK Edge Setup Before OSCLK Active-Edge
(Notes
5,6,7)
(Notes
5,6,8)
t
sckw
t
sckl
t
sckh
t
lrckd
t
lrcks
36
14
14
10
10
-
-
-
-
-
-
-
-
-
-
ns
ns
ns
ns
ns
(Note
5)
(Note
6)
t
smd
t
lmd
0
0
-
-
-
50
10
10
-
ns
ns
%
(Note 5)
Symbol
t
dpd
Min
-
Typ
-
Max
15
Units
ns
Notes: 5. In Software mode the active edges of OSCLK are programmable.
6. In Software mode the polarity of OLRCK is programmable.
7. This delay is to prevent the previous OSCLK edge from being interpreted as the first one after OLRCK
has changed.
8. This setup time ensures that this OSCLK edge is interpreted as the first one after OLRCK has changed.
O S CLK
(o u tp u t)
OLRCK
(input)
t lrckd
t lrcks
t sckh
t sckl
OLR CK
(o u tp u t)
t sm d
t
RMCK
(o utp ut)
lm d
OSCLK
(input)
t sckw
t dpd
SDOUT
Figure 1. Audio Port Master Mode Timing
Figure 2. Audio Port Slave Mode and Data Input Timing
DS578PP2
7

CS8416-CS PDF文件相关型号

CS8416-CZ

CS8416-CS相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!