93C86BT-I/ST Datasheet

  • 93C86BT-I/ST

  • 1K-16K Microwire Compatible Serial EEPROMs

  • 411.22KB

  • MICROCHIP   MICROCHIP

扫码查看芯片数据手册

上传产品规格书

PDF预览

93XX46X/56X/66X/76X/86X
3.4
ERASE
The
ERASE
instruction forces all data bits of the
specified address to the logical 鈥?鈥?state. CS is brought
low following the loading of the last address bit. This
falling edge of the CS pin initiates the self-timed
programming cycle, except on 鈥?3CXX鈥?devices where
the rising edge of CLK before the last address bit
initiates the write cycle.
The DO pin indicates the Ready/Busy status of the
device if CS is brought high after a minimum of 250 ns
low (T
CSL
). DO at logical 鈥?鈥?indicates that programming
is still in progress. DO at logical 鈥?鈥?indicates that the
register at the specified address has been erased and
the device is ready for another instruction.
Note:
After the Erase cycle is complete, issuing
a Start bit and then taking CS low will clear
the Ready/Busy status from DO.
FIGURE 3-1:
ERASE TIMING FOR 93AAXX AND 93LCXX DEVICES
T
CSL
CS
Check Status
CLK
DI
High-Z
1
1
1
A
N
A
N
-1 A
N
-2
鈥⑩€⑩€?/div>
A0
T
SV
DO
B
USY
T
WC
Ready
T
CZ
High-Z
FIGURE 3-2:
ERASE TIMING FOR 93CXX DEVICES
T
CSL
CS
Check Status
CLK
DI
High-Z
1
1
1
A
N
A
N
-1 A
N
-2
鈥⑩€⑩€?/div>
A0
T
SV
DO
Busy
T
WC
Ready
T
CZ
High-Z
2007 Microchip Technology Inc.
DS21929D-page 11

93C86BT-I/ST 产品属性

  • Microchip

  • 电可擦除可编程只读存储器

  • Reel

93C86BT-I/ST相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!