您的位置：维库电子市场网 > Datasheet > 93C86BT-I/ST

93C86BT-I/ST Datasheet

  • 93C86BT-I/ST

  • 1K-16K Microwire Compatible Serial EEPROMs

  • 411.22KB

  • MICROCHIP   MICROCHIP

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

93XX46X/56X/66X/76X/86X
4.0
PIN DESCRIPTIONS
PIN DESCRIPTIONS
SOIC/PDIP/MSOP/
TSSOP/DFN
1
2
3
4
5
6
SOT-23
5
4
3
1
2
N/A
Chip Select
Serial Clock
Data In
Data Out
Ground
Organization (93XX46C/56C/66C/76C/86C)
No connect on 93XXA/B devices
Program Enable (93XX76C/86C)
No connect on 93XXA/B devices
Power Supply
Function
TABLE 4-1:
Name
CS
CLK
DI
DO
V
SS
ORG
NC
(1)
PE
NC
(1)
V
CC
7
8
N/A
6
Note 1:
With no internal connection, logic levels on NC pins are 鈥渄on鈥檛 cares.鈥?/div>
4.1
Chip Select (CS)
A high level selects the device; a low level deselects
the device and forces it into Standby mode. However, a
programming cycle which is already in progress will be
completed, regardless of the Chip Select (CS) input
signal. If CS is brought low during a program cycle, the
device will go into Standby mode as soon as the
programming cycle is completed.
CS must be low for 250 ns minimum (T
CSL
) between
consecutive instructions. If CS is low, the internal
control logic is held in a Reset status.
After detection of a Start condition the specified number
of clock cycles (respectively low-to-high transitions of
CLK) must be provided. These clock cycles are
required to clock in all required opcode, address and
data bits before an instruction is executed. CLK and DI
then become 鈥渄on't care鈥?inputs waiting for a new Start
condition to be detected.
4.3
Data In (DI)
Data In (DI) is used to clock in a Start bit, opcode,
address and data synchronously with the CLK input.
4.2
Serial Clock (CLK)
4.4
Data Out (DO)
The Serial Clock is used to synchronize the communi-
cation between a master device and the 93XX series
device. Opcodes, address and data bits are clocked in
on the positive edge of CLK. Data bits are also clocked
out on the positive edge of CLK.
CLK can be stopped anywhere in the transmission
sequence (at high or low level) and can be continued
anytime with respect to Clock High Time (T
CKH
) and
Clock Low Time (T
CKL
). This gives the controlling mas-
ter freedom in preparing opcode, address and data.
CLK is a 鈥渄on't care鈥?if CS is low (device deselected). If
CS is high, but the Start condition has not been
detected (DI =
0),
any number of clock cycles can be
received by the device without changing its status (i.e.,
waiting for a Start condition).
CLK cycles are not required during the self-timed Write
(i.e., auto Erase/Write) cycle.
Data Out (DO) is used in the Read mode to output data
synchronously with the CLK input (T
PD
after the
positive edge of CLK).
This pin also provides Ready/Busy status information
during Erase and Write cycles. Ready/Busy status
information is available on the DO pin if CS is brought
high after being low for minimum Chip Select Low Time
(T
CSL
) and an erase or write operation has been
initiated.
The Status signal is not available on DO, if CS is held
low during the entire Erase or Write cycle. In this case,
DO is in the High-Z mode. If status is checked after the
Erase/Write cycle, the data line will be high to indicate
the device is ready.
Note:
After the Read cycle is complete, issuing a
Start bit and then taking CS low will clear
the Ready/Busy status from DO.
漏
2007 Microchip Technology Inc.
DS21929D-page 17

93C86BT-I/ST 产品属性

  • Microchip

  • 电可擦除可编程只读存储器

  • Reel

93C86BT-I/ST相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！