您的位置：维库电子市场网 > Datasheet > CS4925

CS4925 Datasheet

  • CS4925

  • Multi-Channel Digital Audio Decoders

  • 647.63KB

  • CIRRUS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CS4923/4/5/6/7/8/9
SWITCHING CHARACTERISTICS鈥擲PI CONTROL PORT
(T
A
= 25
掳C;
VA, VD = 3.3 V
卤5%;
Inputs: Logic 0 = DGND, Logic 1 = VD, C
L
= 20 pF)
Parameter
SCCLK clock frequency
CS falling to SCCLK rising
Rise time of SCCLK line
Fall time of SCCLK lines
SCCLK low time
SCCLK high time
Setup time SCDIN to SCCLK rising
Hold time SCCLK rising to SCDIN
Transition time from SCCLK to SCDOUT valid
Time from SCCLK rising to INTREQ rising
Rise time for INTREQ
Hold time for INTREQ from SCCLK rising
Time from SCCLK falling to CS rising
High time between active CS
Time from CS rising to SCDOUT high-Z
(Note 11)
(Note 6)
(Note 7)
(Note 8)
(Note 8)
(Note 9, 11)
(Note 11)
(Note 11)
(Note 5)
Symbol
f
sck
t
css
t
r
t
f
t
scl
t
sch
t
cdisu
t
cdih
t
scdov
t
scrh
t
rr
t
scrl
t
sccsh
t
csht
t
cscdo
Min
-
20
-
-
150
150
50
50
-
-
-
0
20
200
Max
2000
-
50
50
-
-
-
-
40
200
(Note
10)
-
-
-
10
Units
kHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes: 5. The specification f
sck
indicates the maximum speed of the hardware. The system designer should be
aware that the actual maximum speed of the communication port may be limited by the software. The
relevant application code user鈥檚 manual should be consulted for the software speed limitations.
6. Data must be held for sufficient time to bridge the 50 ns transition time of SCCLK.
7. SCDOUT should
not
be sampled during this time period.
8. INTREQ goes high only if there is no data to be read from the DSP at the rising edge of SCCLK for the
second-to-last bit of the last byte of data during a read operation as shown.
9. If INTREQ goes high as indicated in Note 8, then INTREQ is guaranteed to remain high until the next
rising edge of SCCLK. If there is more data to be read at this time, INTREQ goes active low again. Treat
this condition as a new read transaction. Raise chip select to end the current read transaction and then
drop it, followed by the 7-bit address and the R/W bit (set to 1 for a read) to start a new read transaction.
10. With a 4.7k Ohm pull-up resistor this value is typically 215ns. As this pin is open drain adjusting the pull
up value will affect the rise time.
11. This time is by design and not tested.
12
DS262F2

CS4925相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！