SI5310 Datasheet

  • SI5310

  • Silicon Laboratories [PRECISION CLOCK MULTIPLIER/REGENERATO...

  • 516.65KB

  • SILABS

扫码查看芯片数据手册

上传产品规格书

PDF预览

Si5310
4.11. Bias Generation Circuitry
The Si5310 makes use of an external resistor to set
internal bias currents. The external resistor allows
precise generation of bias currents which significantly
reduces power consumption compared with traditional
implementations that use an internal resistor. The bias
generation circuitry requires a 10 k鈩?(1%) resistor
connected between REXT and GND.
0
CLKIN=622MHz
鈭?
coupling is possible, the 0.1
碌F
capacitors may be
omitted. The CLKIN and REFCLK input amplifiers
require input signals with minimum differential peak-to-
peak voltages as specified in Table 2 on page 6.
0
CLKIN=155MHz
鈭?
鈭?
鈭?
鈭?
CLKIN=9.7MHz
鈭?
鈭?
鈭?
鈭?
鈭?
CLKIN=39MHz
鈭?
鈭?
鈭?
鈭?
鈭?
10
3
10
4
10
5
10
6
鈭?
鈭?
Figure 5. PLL Jitter Transfer Functions,
MULTSEL = 1 (MULTOUT = 150鈥?67 MHz)
10
3
鈭?
10
4
10
5
10
6
Figure 4. PLL Jitter Transfer Functions,
MULTSEL = 0 (MULTOUT = 600鈥?68 MHz)
4.13. Differential Output Circuitry
The Si5310 utilizes a current mode logic (CML)
architecture to output both the regenerated clock
(CLKOUT) and the multiplied clock (MULTOUT). An
example of output termination with ac coupling is shown
in Figure 10. For applications in which direct dc coupling
is possible, the 0.1
碌F
capacitors may be omitted. The
differential peak-to-peak voltage swing of the CML is
listed in Table 2 on page 6.
4.12. Differential Input Circuitry
The Si5310 provides differential inputs for both the input
clock (CLKIN) and the reference clock (REFCLK)
inputs. An example termination for these inputs is
shown in Figure 6. In applications where direct dc
16
Rev. 1.2

SI5310相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!