您的位置：维库电子市场网 > Datasheet > EP1C12F256I7N

EP1C12F256I7N Datasheet

  • EP1C12F256I7N

  • CYCLONE FPGA 12K, SMD, 1C12F256; Programmable Logic Type:FPG...

  • 1359.00KB

  • 104页

  • Altera   Altera

纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Preliminary Information
Cyclone FPGA Family Data Sheet
Clear & Preset Logic Control
LAB-wide signals control the logic for the register鈥檚 clear and preset
signals. The LE directly supports an asynchronous clear and preset
function. The register preset is achieved through the asynchronous load of
a logic high. The direct asynchronous preset does not require a NOT-gate
push-back technique. Cyclone devices support simultaneous preset/
asynchronous load and clear signals. An asynchronous clear signal takes
precedence if both signals are asserted simultaneously. Each LAB
supports up to two clears and one preset signal.
In addition to the clear and preset ports, Cyclone devices provide a chip-
wide reset pin (DEV_CLRn) that resets all registers in the device. An option
set before compilation in the Quartus II software controls this pin. This
chip-wide reset overrides all other control signals.
MultiTrack
Interconnect
In the Cyclone architecture, connections between LEs, M4K memory
blocks, and device I/O pins are provided by the MultiTrack interconnect
structure with DirectDrive
TM
technology. The MultiTrack interconnect
consists of continuous, performance-optimized routing lines of different
speeds used for inter- and intra-design block connectivity. The Quartus II
Compiler automatically places critical design paths on faster
interconnects to improve design performance.
DirectDrive technology is a deterministic routing technology that ensures
identical routing resource usage for any function regardless of placement
within the device. The MultiTrack interconnect and DirectDrive
technology simplify the integration stage of block-based designing by
eliminating the re-optimization cycles that typically follow design
changes and additions.
The MultiTrack interconnect consists of row and column interconnects
that span fixed distances. A routing structure with fixed length resources
for all devices allows predictable and repeatable performance when
migrating through different device densities. Dedicated row
interconnects route signals to and from LABs, PLLs, and M4K memory
blocks within the same row. These row resources include:
鈻?/div>
鈻?/div>
Direct link interconnects between LABs and adjacent blocks
R4 interconnects traversing four blocks to the right or left
The direct link interconnect allows an LAB or M4K memory block to drive
into the local interconnect of its left and right neighbors. Only one side of
a PLL block interfaces with direct link and row interconnects. The direct
link interconnect provides fast communication between adjacent LABs
and/or blocks without using row interconnect resources.
Altera Corporation
17

EP1C12F256I7N 产品属性

  • Three Reasons to Use FPGA's in Industrial Designs

  • 90

  • 集成电路 (IC)

  • 嵌入式 - FPGA（现场可编程门阵列）

  • Cyclone®

  • 1206

  • 12060

  • 239616

  • 185

  • -

  • 1.425 V ~ 1.575 V

  • 表面贴装

  • -40°C ~ 100°C

  • 256-BGA

  • 256-FBGA（17x17）

  • 544-1676

EP1C12F256I7N相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2026 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！