E28F640J3C-150 Datasheet

  • E28F640J3C-150

  • Intel StrataFlash Memory (J3)

  • 909.85KB

  • 72页

  • INTEL   INTEL

扫码查看芯片数据手册

上传产品规格书

PDF预览

256-Mbit J3 (x8/x16)
4.4
Signal Descriptions
Table 3
describes active signals used.
Table 3.
Symbol
A0
Signal Descriptions (Sheet 1 of 2)
Type
Input
Name and Function
BYTE-SELECT ADDRESS:
Selects between high and low byte when the device is in x8 mode.
This address is latched during a x8 program cycle. Not used in x16 mode (i.e., the A0 input buffer
is turned off when BYTE# is high).
ADDRESS INPUTS:
Inputs for addresses during read and program operations. Addresses are
internally latched during a program cycle.
32-Mbit: A[21:0]
64-Mbit: A[22:0]
128-Mbit: A[23:0]
256-Mbit: A[24:0]
LOW-BYTE DATA BUS:
Inputs data during buffer writes and programming, and inputs
commands during CUI writes. Outputs array, CFI, identifier, or status data in the appropriate read
mode. Data is internally latched during write operations.
HIGH-BYTE DATA BUS:
Inputs data during x16 buffer writes and programming operations.
Outputs array, CFI, or identifier data in the appropriate read mode; not used for Status Register
reads. Data is internally latched during write operations in x16 mode. D[15-8] float in x8 mode
CHIP ENABLES:
Activates the device鈥檚 control logic, input buffers, decoders, and sense
amplifiers. When the device is de-selected (see
Table 13 on page 33),
power reduces to standby
levels.
All timing specifications are the same for these three signals. Device selection occurs with the
first edge of CE0, CE1, or CE2 that enables the device. Device deselection occurs with the first
edge of CE0, CE1, or CE2 that disables the device (see
Table 13 on page 33).
RESET/ POWER-DOWN:
RP#-low resets internal automation and puts the device in power-
down mode. RP#-high enables normal operation. Exit from reset sets the device to read array
mode. When driven low, RP# inhibits write operations which provides data protection during
power transitions.
OUTPUT ENABLE:
Activates the device鈥檚 outputs through the data buffers during a read cycle.
OE# is active low.
WRITE ENABLE:
Controls writes to the CUI, the Write Buffer, and array blocks. WE# is active
low. Addresses and data are latched on the rising edge of WE#.
STATUS:
Indicates the status of the internal state machine. When configured in level mode
(default), it acts as a RY/BY# signal. When configured in one of its pulse modes, it can pulse to
indicate program and/or erase completion. For alternate configurations of the STATUS signal,
see the Configurations command. STS is to be tied to VCCQ with a pull-up resistor.
BYTE ENABLE:
BYTE#-low places the device in x8 mode; data is input or output on D[7:0],
while D[15:8] is placed in High-Z. Address A0 selects between the high and low byte. BYTE#-
high places the device in x16 mode, and turns off the A0 input buffer. Address A1 becomes the
lowest-order address bit.
ERASE / PROGRAM / BLOCK LOCK ENABLE:
For erasing array blocks, programming data, or
configuring lock-bits.
With V
PEN
鈮?/div>
V
PENLK
, memory contents cannot be altered.
CORE POWER SUPPLY: Core (logic) source voltage. Writes to the flash array are inhibited
when
V
CC
鈮?/div>
V
LKO
. Device operation at invalid Vcc voltages should not be attempted.
I/O POWER SUPPLY:
I/O Output-driver source voltage. This ball can be tied to V
CC
.
A[MAX:1]
Input
D[7:0]
Input/Output
D[15:8]
Input/Output
CE0,
CE1,
CE2
Input
RP#
Input
OE#
WE#
Input
Input
STS
Open Drain
Output
BYTE#
Input
VPEN
Input
VCC
VCCQ
Power
Power
16
Datasheet

E28F640J3C-150相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13588313025

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!