您的位置：维库电子市场网 > Datasheet > E28F640J3C-150

E28F640J3C-150 Datasheet

  • E28F640J3C-150

  • Intel StrataFlash Memory (J3)

  • 909.85KB

  • 72页

  • INTEL   INTEL

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

256-Mbit J3 (x8/x16)
To perform a page mode read after any other operation, the Read Array command must be issued to
read from the flash array. Asynchronous page mode reads are permitted in all blocks and are used
to access register information. During register access, only one word is loaded into the page buffer.
10.1.2
Enhanced Configuration Register (ECR)
The Enhanced Configuration Register (ECR) is a volatile storage register that when addressed to
by the Set Enhanced Configuration Register command, and can select between Four-Word Page
mode and Eight-Word Page mode. The ECR is volatile; all bits will be reset to default values when
RP# is deasserted or power is removed from the device. To modify ECR settings, use the Set
Enhanced Configuration Register command. The Set Enhanced Configuration Register command
is written along with the configuration register value, which is placed on the lower 16 bits of the
address bus A[15:0]. This is followed by a second write that confirms the operation and again
presents the enhanced configuration register data on the address bus. After executing this
command, the device returns to Read Array mode. The ECR is shown in
Table 15, 鈥淓nhanced
Configuration Register鈥?on page 38.
Note:
For forward compatibility reasons, if the 8-word Asynchronous Page mode is to be used on J3C, a
Clear Status Register command must be issued after issuing the Set Enhanced Configuration
Register command. See
Table 16, 鈥淛3C Asynchronous 8-Word Page Mode Command Bus-Cycle
Definition鈥?on page 38
for further details.
Table 15. Enhanced Configuration Register
Res.
R
ECR
.15
R
ECR
.14
8W
ECR
.13
R
ECR
.12
R
ECR
.11
R
ECR
.10
R
ECR
.9
R
ECR
.8
Reserved
R
ECR
.7
R
ECR
.6
R
ECR
.5
R
ECR
.4
R
ECR
.3
R
ECR
.2
R
ECR
.1
R
ECR
.0
BITS
ECR[15:14]
ECR[13]
ECR[12:0]
Reserved
DESCRIPTION
NOTES
Reserved for Future Use. Set to 0 until further
notice.
鈥?鈥?鈥?= 8Word Page mode
鈥?鈥?鈥?= 4Word Page mode
Reserved
NOTE:
Any reserved bits should be set to 0.
Reserved for Future Use. Set to 0 until further
notice.
Table 16. J3C Asynchronous 8-Word Page Mode Command Bus-Cycle Definition
Command
Set Enhanced
Configuration Register
(Set ECR)
Bus
Cycles
Req鈥檇.
3
First Bus Cycle
Oper
Write
Addr
(1)
ECD
Data
0x60
Second Bus Cycle
Oper
Write
Addr
(1)
ECD
Data
0x04
Third Bus Cycle
Oper
Write
Addr
(1)
X
Data
0x50
NOTE:
X = Any valid address within the device. ECD = Enhanced Configuration Register Data.
38
Datasheet

E28F640J3C-150相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！