256-Mbit J3 (x8/x16)
Figure 19. Status Register Flowchart
Start
Command Cycle
-
Issue Status Register Command
- Address = any dev ice address
- Data = 0x70
Data Cycle
- Read Status Register SR[7:0]
SR7 = '1'
No
Y es
- Set/Reset
by WSM
SR6 = '1'
Y es
Erase Suspend
See Suspend/Resume Flowchart
No
SR2 = '1'
Y es
Program Suspend
See Suspend/Resume Flowchart
No
SR5 = '1'
Y es
SR4 = '1'
Y es
Error
Command Sequence
No
No
Error
Erase Failure
Y es
SR4 = '1'
Error
Program Failure
- Set by WSM
- Reset by user
- See Clear Status
Register
Command
No
SR3 = '1'
Y es
Error
V
PEN
< V
PENLK
No
SR1 = '1'
Y es
Error
Block Locked
No
End
0606_07A
60
Datasheet