E28F640J3C-150 Datasheet

  • E28F640J3C-150

  • Intel StrataFlash Memory (J3)

  • 909.85KB

  • 72页

  • INTEL   INTEL

扫码查看芯片数据手册

上传产品规格书

PDF预览

256-Mbit J3 (x8/x16)
1.0
Introduction
This document describes the Intel StrataFlash
Memory (J3) device. It includes a description of
device features, operations, and specifications.
1.1
Nomenclature
AMIN:
AMAX:
AMIN = A0 for x8
AMIN = A1 for x16
32 Mbit
AMAX = A21
64 Mbit
AMAX = A22
128 Mbit
AMAX = A23
256 Mbit
AMAX = A24
A group of flash cells that share common erase circuitry and erase simultaneously
Indicates a logic zero (0)
Command User Interface
Multi-Level Cell
One Time Programmable
Protection Lock Register
Protection Register
Protection Register Data
To write data to the flash array
Reserved for Future Use
Indicates a logic one (1)
Status Register
Status Register Data
Refers to a signal or package connection name
Refers to timing or voltage levels
Write State Machine
Extended Configuration Register
eXtended Status Register
Block:
Clear:
CUI:
MLC:
OTP:
PLR:
PR:
PRD
Program:
RFU:
Set:
SR:
SRD:
VPEN:
V
PEN
:
WSM:
ECR:
XSR:
1.2
Conventions
0x:
0b:
k (noun):
M (noun):
Nibble
Byte:
Word:
Kword:
Kb:
KB:
Mb:
MB:
Brackets:
Hexadecimal prefix
Binary prefix
1,000
1,000,000
4 bits
8 bits
16 bits
1,024 words
1,024 bits
1,024 bytes
1,048,576 bits
1,048,576 bytes
Square brackets ([]) will be used to designate group membership or to define a
group of signals with similar function (i.e., A[21:1], SR[4,1] and D[15:0]).
Datasheet
7

E28F640J3C-150相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13588313025

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!