您的位置：维库电子市场网 > Datasheet > E28F640J3C-150

E28F640J3C-150 Datasheet

  • E28F640J3C-150

  • Intel StrataFlash Memory (J3)

  • 909.85KB

  • 72页

  • INTEL   INTEL

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

256-Mbit J3 (x8/x16)
suspended (and programming is inactive), program is suspended, or the device is in reset/power-
down mode. Additionally, the configuration command allows the STS signal to be configured to
pulse on completion of programming and/or block erases.
Three CE signals are used to enable and disable the device. A unique CE logic design (see
Table 13, 鈥淐hip Enable Truth Table鈥?on page 33)
reduces decoder logic typically required for
multi-chip designs. External logic is not required when designing a single chip, a dual chip, or a 4-
chip miniature card or SIMM module.
The BYTE# signal allows either x8 or x16 read/writes to the device. BYTE#-low selects 8-bit
mode; address A0 selects between the low byte and high byte. BYTE#-high enables 16-bit
operation; address A1 becomes the lowest order address and address A0 is not used (don鈥檛 care). A
device block diagram is shown in Figure 4 on page 14.
When the device is disabled (see
Table 13 on page 33),
with CEx at V
IH
and RP# at V
IH
, the
standby mode is enabled. When RP# is at V
IL
, a further power-down mode is enabled which
minimizes power consumption and provides write protection during reset. A reset time (t
PHQV
) is
required from RP# going high until data outputs are valid. Likewise, the device has a wake time
(t
PHWL
) from RP#-high until writes to the CUI are recognized. With RP# at V
IL
, the WSM is reset
and the Status Register is cleared.
2.1
Block Diagram
Figure 1. 3 Volt Intel StrataFlash
庐
Memory Block Diagram
D[15:0]
VCCQ
Output
Buffer
Input Buffer
Query
Output
Latch/Multiplexer
Write Buffer
Identifier
Register
Status
Register
I/O Logic
Data
Register
CE
Logic
VCC
BYTE#
CE0
CE1
CE2
WE#
OE#
RP#
Command
User
Interface
A[2:0]
Multiplexer
Data
Comparator
Y-Decoder
A[MAX:MIN]
Input Buffer
Y-Gating
32-Mbit: Thirty-two
64-Mbit: Sixty-four
128-Mbit: One-hundred
twenty-eight
128-Kbyte Blocks
Write State
Machine
Program/Erase
Voltage Switch
STS
VPEN
Address
Latch
Address
Counter
X-Decoder
VCC
GND
Datasheet
9

E28F640J3C-150相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！