www.ti.com
TMS320VC5416
Fixed-Point Digital Signal Processor
SPRS095O 鈥?MARCH 1999 鈥?REVISED JANUARY 2005
Contents
Revision History
...........................................................................................................................
2
1
TMS320VC5416 Features
.......................................................................................................
9
2
Introduction
.......................................................................................................................
10
2.1
2.2
Description
..................................................................................................................
Pin Assignments
............................................................................................................
2.2.1
Terminal Assignments for the GGU Package
...............................................................
2.2.2
Pin Assignments for the PGE Package
......................................................................
2.2.3
Signal Descriptions
..............................................................................................
Memory
......................................................................................................................
3.1.1
Data Memory
.....................................................................................................
3.1.2
Program Memory
................................................................................................
3.1.3
Extended Program Memory
...................................................................................
On-Chip ROM With Bootloader
...........................................................................................
On-Chip RAM
...............................................................................................................
On-Chip Memory Security
.................................................................................................
Memory Map
................................................................................................................
3.5.1
Relocatable Interrupt Vector Table
............................................................................
On-Chip Peripherals
.......................................................................................................
3.6.1
Software-Programmable Wait-State Generator
.............................................................
3.6.2
Programmable Bank-Switching
................................................................................
3.6.3
Bus Holders
......................................................................................................
Parallel I/O Ports
...........................................................................................................
3.7.1
Enhanced 8-/16-Bit Host-Port Interface (HPI8/16)
..........................................................
3.7.2
HPI Nonmultiplexed Mode
......................................................................................
Multichannel Buffered Serial Ports (McBSPs)
..........................................................................
Hardware Timer
............................................................................................................
Clock Generator
............................................................................................................
Enhanced External Parallel Interface (XIO2)
...........................................................................
DMA Controller
.............................................................................................................
3.12.1 Features
..........................................................................................................
3.12.2 DMA External Access
...........................................................................................
3.12.3 DMA Memory Maps
.............................................................................................
3.12.4 DMA Priority Level
...............................................................................................
3.12.5 DMA Source/Destination Address Modification
.............................................................
3.12.6 DMA in Autoinitialization Mode
................................................................................
3.12.7 DMA Transfer Counting
.........................................................................................
3.12.8 DMA Transfer in Doubleword Mode
..........................................................................
3.12.9 DMA Channel Index Registers
.................................................................................
3.12.10 DMA Interrupts
..................................................................................................
3.12.11 DMA Controller Synchronization Events
....................................................................
General-Purpose I/O Pins
.................................................................................................
3.13.1 McBSP Pins as General-Purpose I/O
.........................................................................
3.13.2 HPI Data Pins as General-Purpose I/O
......................................................................
Device ID Register
.........................................................................................................
Memory-Mapped Registers
...............................................................................................
McBSP Control Registers and Subaddresses
..........................................................................
DMA Subbank Addressed Registers
....................................................................................
Interrupts
....................................................................................................................
Contents
10
10
10
12
13
16
16
18
18
18
19
19
20
21
23
23
25
26
26
27
28
30
32
32
34
37
37
37
39
40
40
41
41
42
42
42
42
43
43
44
44
45
47
48
50
3
3
Functional Overview
...........................................................................................................
16
3.1
3.2
3.3
3.4
3.5
3.6
3.7
3.8
3.9
3.10
3.11
3.12
3.13
3.14
3.15
3.16
3.17
3.18