TMS320VC5416GGU160 Datasheet

  • TMS320VC5416GGU160

  • TMS320VC5416 Fixed-Point Digital Signal Processor

  • 855.08KB

  • 98页

  • TI

扫码查看芯片数据手册

上传产品规格书

PDF预览

www.ti.com
TMS320VC5416
Fixed-Point Digital Signal Processor
SPRS095O 鈥?MARCH 1999 鈥?REVISED JANUARY 2005
Table 5-21. McBSP Transmit and Receive Switching Characteristics
(1)
5416-120
5416-160
MIN
t
c(BCKRX)
t
w(BCKRXH)
t
w(BCKRXL)
t
d(BCKRH-BFRV)
t
d(BCKXH-BFXV)
t
dis(BCKXH-BDXHZ)
Cycle time, BCLKR/X
(2)
Pulse duration, BCLKR/X
high
(2)
Pulse duration, BCLKR/X low
(2)
Delay time, BCLKR high to internal BFSR valid
Delay time, BCLKX high to internal BFSX valid
Disable time, BCLKX high to BDX high impedance following last data
bit of transfer
DXENA = 0
t
d(BCKXH-BDXV)
Delay time, BCLKX high to BDX valid
DXENA = 1
t
d(BFXH-BDXV)
(1)
(2)
(3)
(4)
(5)
Delay time, BFSX high to BDX valid
ONLY applies when in data delay 0 (XDATDLY = 00b) mode
BCLKR/X int
BCLKR/X int
BCLKR/X int
BCLKR int
BCLKR ext
BCLKX int
BCLKX ext
BCLKX int
BCLKX ext
BCLKX int
BCLKX ext
BCLKX int
BCLKX ext
BFSX int
BFSX ext
鈥?1
(5)
3
鈥?1
(5)
3
鈥?
(5)
3
4P
(3)
D鈥?/div>
1
(4)
鈥?
0
鈥?
3
D+
1
(4)
3
6
5
11
6
10
10
20
20
30
7
11
ns
ns
C 鈥?1
(4)
C + 1
(4)
MAX
ns
ns
ns
ns
ns
ns
ns
PARAMETER
UNIT
CLKRP = CLKXP = FSRP = FSXP = 0. If the polaritiy of any of the signals is inverted, then the timing references of that signal are also
inverted.
Note that in some cases, for example when driving another 54x device McBSP, maximum serial port clocking rates may not be
achievable at maximum CPU clock frequency due to transmitted data timings and corresponding receive timing requirements. A
separate detailed timing analysis should be performend for each specific McBSP interface.
P = 0.5 * processor clock.
T = BCLKRX period = (1 + CLKGDV) * 2P
C = BCLKRX low pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2) * 2P when CLKGDV is even
D = BCLKRX high pulse width = T/2 when CLKGDV is odd or zero and = (CLKGDV/2 +1) * 2P when CLKGDV is even
Minimum delay times also represent minimum output hold times.
t
c(BCKRX)
t
w(BCKRXH)
t
w(BCKRXL)
BCLKR
t
d(BCKRH-BFRV)
t
d(BCKRH-BFRV)
BFSR (int)
t
su(BFRH-BCKRL)
t
h(BCKRL-BFRH)
BFSR (ext)
t
su(BDRV-BCKRL)
BDR
Bit(n-1)
t
h(BCKRL-BDRV)
(n-2)
(n-3)
t
r(BCKRX)
t
f(BCKRX)
Figure 5-21. McBSP Receive Timings
Electrical Specifications
79

TMS320VC5416GGU160 产品属性

  • 160

  • 集成电路 (IC)

  • 嵌入式 - DSP(数字式信号处理器)

  • TMS320C54x

  • 定点

  • 主机接口,McBSP

  • 160MHz

  • ROM(32 kB)

  • 256kB

  • 3.30V

  • 1.60V

  • -40°C ~ 100°C

  • 表面贴装

  • 144-LFBGA

  • 144-BGA MICROSTAR(12x12)

  • 托盘

  • 296-15829-ND - DSP STARTER KIT FOR TMS320C5416

  • 296-11660296-11660-5296-11660-5-ND

TMS320VC5416GGU160相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI
  • 英文版
    SECOND-GENERATION DIGITAL SIGNAL PROCESSORS
    TI [Texas ...
  • 英文版
    GRAPHICS SYSTEM PROCESSOR
    TI
  • 英文版
    Graphics Library
  • 英文版
    C Source Debugger User Guide
  • 英文版
    RADIO FREQUENCY I DENTIFICATION SYSTEMS
    TI
  • 英文版
    Family Simulator Getting Started Guide
  • 英文版
    Programming Tool Getting Started Guide
  • 英文版
    Microcontroller Family User抯 Guide
  • 英文版
    C Source Debugger User Guide
  • 英文版
    Microcontroller/Gang Programmer
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    DUAL 25-BIT STATIC SHIFT REGISTER
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI [Texas ...
  • 英文版
    HEX 32-BIT STATIC SHIFT REGISTERS
    TI

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13588313025

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!