您的位置：维库电子市场网 > Datasheet > S6B1713A15-B0CZ

S6B1713A15-B0CZ Datasheet

  • S6B1713A15-B0CZ

  • 65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD

  • 417.73KB

  • 70页

  • SAMSUNG   SAMSUNG

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

S6B1713
65 COM / 132 SEG DRIVER & CONTROLLER FOR STN LCD
MICROPROCESSOR INTERFACE
Table 6. Microprocessor Interface Pin Description
Name
RESETB
I/O
I
Description
Reset input pin
When RESETB is 鈥淟鈥? initialization is executed.
Parallel / Serial data input select input
PS
H
L
Interface
mode
Parallel
Serial
Chip
select
CS1B,
CS2
CS1B,
CS2
Data /
instruction
RS
RS
Data
DB0 to DB7
SID(DB7)
Read / Write
E_RD
RW_WR
Write only
Serial clock
-
SCLK(DB6)
PS
I
*NOTE: In serial mode, it is impossible to read data from the on-chip RAM. And DB0 to DB5
are high impedance and E_RD and RW_WR must be fixed to either 鈥淗鈥?or 鈥淟鈥?
MI
CS1B
CS2
RS
I
Microprocessor interface selects input pin
鈭?/div>
MI = "H": 6800-series MPU interface
鈭?/div>
MI = "L": 8080-series MPU interface
Chip select input pins
Data / instruction I/O is enabled only when CS1B is 鈥淟鈥?and CS2 is 鈥淗鈥?
When chip select is non-active, DB0 to DB7 may be high impedance.
Register select input pin
鈭?/div>
RS = "H": DB0 to DB7 are display data
鈭?/div>
RS = "L": DB0 to DB7 are control data
Read / Write execution control pin
MI
H
RW_WR
I
L
8080-series
/WR
MPU type
6800-series
RW_WR
RW
Description
Read / Write control input pin
鈭?/div>
RW = 鈥淗鈥? read
鈭?/div>
RW = 鈥淟鈥? write
Write enable clock input pin
The data ON DB0 to DB7 are latched at the rising
edge of the /WR signal.
I
I
11

S6B1713A15-B0CZ相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！