您的位置：维库电子市场网 > Datasheet > XC7445B

XC7445B Datasheet

  • XC7445B

  • RISC Microprocessor Hardware Specifications

  • 1129.49KB

  • 64页

  • FREESCALE

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Separate memory management units (MMUs) for instructions and data
鈥?52-bit virtual address; 32- or 36-bit physical address
鈥?Address translation for 4-Kbyte pages, variable-sized blocks, and 256-Mbyte segments
鈥?Memory programmable as write-back/write-through, caching-inhibited/caching-allowed, and memory
coherency enforced/memory coherency not enforced on a page or block basis
鈥?Separate IBATs and DBATs (eight each) also defined as SPRs
鈥?Separate instruction and data translation lookaside buffers (TLBs)
鈥?Both TLBs are 128-entry, two-way set-associative, and use LRU replacement algorithm
鈥?TLBs are hardware- or software-reloadable (that is, on a TLB miss a page table search is performed
in hardware or by system software)
Efficient data flow
鈥?Although the VR/LSU interface is 128 bits, the L1/L2/L3 bus interface allows up to 256 bits
鈥?The L1 data cache is fully pipelined to provide 128 bits/cycle to or from the VRs
鈥?L2 cache is fully pipelined to provide 256 bits per processor clock cycle to the L1 cache
鈥?As many as eight outstanding, out-of-order, cache misses are allowed between the L1 data cache and
L2/L3 bus
鈥?As many as 16 out-of-order transactions can be present on the MPX bus
鈥?Store merging for multiple store misses to the same line. Only coherency action taken (address-only)
for store misses merged to all 32 bytes of a cache block (no data tenure needed).
鈥?Three-entry finished store queue and five-entry completed store queue between the LSU and the L1 data
cache
鈥?Separate additional queues for efficient buffering of outbound data (such as castouts and write through
stores) from the L1 data cache and L2 cache
Multiprocessing support features include the following:
鈥?Hardware-enforced, MESI cache coherency protocols for data cache
鈥?Load/store with reservation instruction pair for atomic memory references, semaphores, and other
multiprocessor operations
Power and thermal management
鈥?1.3-V processor core
鈥?The following three power-saving modes are available to the system:
鈥?Nap鈥擨nstruction fetching is halted. Only those clocks for the time base, decrementer, and JTAG
logic remain running. The part goes into the doze state to snoop memory operations on the bus and
then back to nap using a QREQ/QACK processor-system handshake protocol.
鈥?Sleep鈥擯ower consumption is further reduced by disabling bus snooping, leaving only the PLL in a
locked and running state. All internal functional units are disabled.
鈥?Deep sleep鈥擶hen the part is in the sleep state, the system can disable the PLL. The system can then
disable the SYSCLK source for greater system power savings. Power-on reset procedures for
restarting and relocking the PLL must be followed on exiting the deep sleep state.
鈥?Thermal management facility provides software-controllable thermal management. Thermal
management is performed through the use of three supervisor-level registers and an MPC7455-specific
thermal management exception.
鈥?Instruction cache throttling provides control of instruction fetching to limit power consumption
MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1
6
Freescale Semiconductor

XC7445B相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！