您的位置：维库电子市场网 > Datasheet > S25FL004D

S25FL004D Datasheet

  • S25FL004D

  • 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Int...

  • 792.53KB

  • 36页

  • SPANSION   SPANSION

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

A d v a n c e
I n f o r m a t i o n
been set. The Bulk Erase (BE) instruction is executed if, and only if, all Block Pro-
tect (BP2, BP1, BP0) bits are 0.
WEL bit:
The Write Enable Latch (WEL) bit indicates the status of the internal
Write Enable Latch. When set to 1, the internal Write Enable Latch is set; when
set to 0, the internal Write Enable Latch is reset and no Write Status Register, Pro-
gram or Erase instruction is accepted.
WIP bit:
The Write In Progress (WIP) bit indicates whether the memory is busy
with a Write Status Register, Program or Erase cycle. This bit is a read only bit
and is read by executing a RDSR instruction. If this bit is 1, such a cycle is in
progress, if it is 0, no such cycle is in progress.
Write Status Register (WRSR)
The Write Status Register (WRSR) instruction allows new values to be written to
the Status Register. Before it can be accepted, a Write Enable (WREN) instruction
must previously have been executed. After the Write Enable (WREN) instruction
has been decoded and executed, the device sets the Write Enable Latch (WEL).
The Write Status Register (WRSR) instruction is entered by driving Chip Select
(CS#) Low, followed by the instruction code and the data byte on Serial Data
Input (SI).
The instruction sequence is shown in
Figure 8.
The Write Status Register (WRSR) instruction has no effect on bits b6, b5, b1 and
b0 of the Status Register. Bits b6, b5 are always read as 0.
Chip Select (CS#) must be driven High after the eighth bit of the data byte has
been latched in. If not, the Write Status Register (WRSR) instruction is not exe-
cuted. As soon as Chip Select (CS#) is driven High, the self-timed Write Status
Register cycle (whose duration is t
W
) is initiated. While the Write Status Register
cycle is in progress, the Status Register may still be read to check the value of
the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the
self-timed Write Status Register cycle, and is 0 when it is completed. At some un-
specified time before the cycle is completed, the Write Enable Latch (WEL) is
reset.
The Write Status Register (WRSR) instruction allows the user to change the val-
ues of the Block Protect (BP2, BP1, BP0) bits, to define the size of the area that
is to be treated as read-only, as defined in Table
1.
The Write Status Register
(WRSR) instruction also allows the user to set or reset the Status Register Write
Disable (SRWD) bit in accordance with the Write Protect (W#) signal. The Status
Register Write Disable (SRWD) bit and Write Protect (W#) signal allow the device
to be put in the Hardware Protected Mode (HPM). The Write Status Register
(WRSR) instruction cannot be executed once the Hardware Protected Mode (HPM)
is entered.
16
S25FL Family (Serial Peripheral Interface) S25FL004D
S25FL004D_00A0 June 28, 2004

S25FL004D相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！