LP62E16128A-T Datasheet

  • LP62E16128A-T

  • 128K X 16 BIT LOW VOLTAGE CMOS SRAM

  • 210.74KB

  • 15页

  • AMICC

扫码查看芯片数据手册

上传产品规格书

PDF预览

LP62E16128A-T Series
AC Test Conditions
Input Pulse Levels
Input Rise And Fall Time
Input and Output Timing Reference Levels
Output Load
0.2V to VCC - 0.2V
5 ns
0.9V
See Figures 1 and 2
TTL
TTL
C
L
30pF
C
L
5pF
* Including scope and jig.
* Including scope and jig.
Figure 1. Output Load
Figure 2. Output Load for t
CLZ
,
t
OLZ
,
t
CHZ
,
t
OHZ
,
t
WHZ
,
and t
OW
Data Retention Characteristics
(T
A
= -25
C to 85
C)
Symbol
V
DR
Parameter
VCC for Data Retention
Min.
1.2
Max.
2.2
Unit
V
Conditions
CE
鈮?/div>
VCC - 0.2V
VCC = 1.2V,
CE
鈮?/div>
VCC - 0.2V
V
IN
鈮?/div>
0V
I
CCDR
Data Retention Current
-
3*
A
t
CDR
t
R
t
VR
Chip Disable to Data Retention Time
Operation Recovery Time
VCC Rising Time from Data Retention
Voltage to Operating Voltage
I
CCDR
: max.
0
t
RC
5
-
-
-
ns
ns
ms
See Retention Waveform
* LP62E16128A-70LLT
1
A at T
A
= 0
C to + 40
C
(December, 2003, Version 1.3)
12
AMIC Technology, Corp.

LP62E16128A-T相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!