ELANSC300-33KI Datasheet

  • ELANSC300-33KI

  • Highly Integrated, Low-Power, 32-Bit Microcontroller

  • 1344.13KB

  • 139页

  • AMD

扫码查看芯片数据手册

上传产品规格书

PDF预览

P R E L I M I N A R Y
CPUCLK
MAXIMUM ISA BUS INTERFACE
The pins listed below as part of the 鈥淚SA Bus Interface鈥?/div>
are only available when the 脡lanSC300 microcontroller
pin configuration is configured to enable the maximum
ISA Bus. When the maximum ISA bus interface is en-
abled, the internal LCD controller and the CPU local
bus interface are disabled. (This mode does not sup-
port master and ISA refresh cycles.)
For more information, see 鈥淢aximum ISA Interface ver-
sus Internal LCD Interface鈥?on page 70, Table 37鈥揟able
on page 73, and the
脡lan
TM
SC300 and 脡lan
TM
SC310
Devices鈥?ISA Bus Anomalies Application Note
, order
#20747.
0WS
CPU 2X Clock (Output)
This is the timing reference for the local bus device.
The high-speed PLL can be programmed to provide
one of the clock frequencies shown on page 53.
CPURDY
386 CPU Ready Signal (Output; Active Low)
This signal shows the current state of the 386 core
CPU鈥檚 CPURDY signal.
CPURST
CPU Reset (Output; Active High)
This signal is used to force the local bus device to an
initial condition. It is also used to allow the local bus de-
vice to synchronize to the CPUCLK. This signal is
taken directly from the internal CPU reset.
D/C
Local Bus Data/Control (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a Data cycle or a Control cycle.
A Low on this signal indicates that the current cycle is
a Control cycle.
LDEV
Zero Wait State (Input; Active Low)
This input can be driven active by an ISA memory de-
vice to indicate that it can accept a Zero Wait State
memory cycle.
BALE
Bus Address Latch Enable (Output; Active High)
This PC/AT-compatible signal is used by external de-
vices to latch the LA signals for the current cycle.
DACK7, DACK6, DACK5, DACK3, DACK2, DACK1,
DACK0
Local Bus Device Select (Input; Active Low)
This signal is used by the local bus devices to signal
that they will respond to the current cycle. If LDEV is
not driven active by the time specified in Table 57 on
page 108, then the cycle defaults to an ISA bus cycle.
LRDY
DMA Acknowledge (Output; Active Low)
DMA acknowledge signals are active Low output pins
that acknowledge their corresponding DMA requests.
Note:
The DACK2 signal is available regardless of the
脡lanSC300 microcontroller鈥檚 bus mode. DACK1 and
DACK5 are also available in the local bus pin configu-
ration.
DRQ7, DRQ6, DRQ5, DRQ3, DRQ2, DRQ1, DRQ0
Local Bus Device Ready (Input; Active Low)
This signal is used by the local bus devices to terminate
the current bus cycle.
M/IO
DMA Request (Input; Active High)
DMA Request signals are asynchronous DMA channel
request inputs used by peripheral devices to gain ac-
cess to a DMA service.
Local Bus Memory/I/O (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a memory or an I/O cycle. A Low
on this signal indicates that the current cycle is an I/O
cycle.
W/R
Note:
The DRQ2 signal is available regardless of the
脡lanSC300 microcontroller鈥檚 bus mode. DRQ1 and
DRQ5 are also available in the local bus pin configura-
tion.
IOCHCHK
Local Bus Write/Read (Output; Active Low)
This signal indicates to the local bus devices that the
current cycle is either a Read or a Write cycle. A Low
on this signal indicates that the current cycle is a Read
cycle.
I/O Channel Check (Input; Active Low)
This is a PC/AT-compatible signal used to generate an
NMI or SMI.
Note:
IOCHCHK is also available in the Local Bus pin
configuration.
脡lan鈩C300 Microcontroller Data Sheet
43

ELANSC300-33KI相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!