您的位置：维库电子市场网 > Datasheet > ELANSC300-33KI

ELANSC300-33KI Datasheet

  • ELANSC300-33KI

  • Highly Integrated, Low-Power, 32-Bit Microcontroller

  • 1344.13KB

  • 139页

  • AMD

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

P R E L I M I N A R Y
ALTERNATE PIN FUNCTIONS
To provide the system designer with the most flexibility,
the 脡lanSC300 microcontroller provides a means for
reconfiguring some of the pin functions, depending on
the system requirements. Reconfiguration of the
脡lanSC300 microcontroller pin functions is accom-
plished in one of two ways, depending on the pin func-
tions that are to be reconfigured. To select the internal
LCD controller, CPU local bus interface, or maximum
ISA bus interface, the state of the DTR and RTS pins
are sampled on the rising edge of the RESIN and
IORESET signals when power is first applied to the
脡lanSC300 microcontroller. This is shown in Figure 8.
After power has been initially applied and RESIN and
IORESET are deasserted, additional assertions of
IORESET while RESIN = 1 will not cause the pin con-
figurations to change. However, the pin configuration
inputs are always sampled in response to RESIN as-
sertions. Table 27 shows the pin states at reset to en-
able the three different pin configurations involving the
LCD controller, Local Bus, and Maximum ISA Bus.
The bus configuration selected can be read in bits 5鈥?
of the Memory Configuration 1 Register, Index 66h,
after the reset.
Table 27. Bus Option Select Bit Logic
Bus Selected
Internal LCD
Local Bus
Full/Maximum ISA
DTR/CFG1
0
1
X
RTS/CFG0
0
0
1
The second method of reconfiguring 脡lanSC300 micro-
controller pin functions is accomplished by program-
ming the internal configuration registers. This method
is used to configure the following functions:
n
DRAM or SRAM main memory interface
n
Dual-scan LCD interface
n
Unidirectional or bidirectional parallel port
n
The clock source driving the X1OUT[BAUDOUT]
pin
n
PCMCIA memory commands
n
14.336-MHz clock
VCC
RESIN and
IORESET
DTR and RTS sampled at
the rising edge of RESIN and IORESET
DTR
RTS
Notes:
This is shown to illustrate when CFG0 and CFG1 are sampled and is not intended to be used for reset timings. For reset timings,
refer to Table 51 on page 99
Figure 8.
Bus Option Configuration Select
68
脡lan鈩C300 Microcontroller Data Sheet

ELANSC300-33KI相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！