SER after SRCLK鈫?/div>
1.5
1.5
1.5
ns
鈥?This setup time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift
register is one clock pulse ahead of the storage register.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other
specifications are design goals. Texas Instruments reserves the right to
change or discontinue these products without notice.
POST OFFICE BOX 655303
鈥?/div>
DALLAS, TEXAS 75265
7
prev
next