CS98200
Next Generation DVD Processor
Pin #
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
Pin Name
M_D_10
IO_GND
DIG_GND
M_D_9
DIG_1V8
M_D_8
M_D_7
M_D_6
M_D_5
M_D_4
IO_GND
M_D_3
IO_3V3
M_D_2
M_D_1
VIN_D_0
Type
B8
Gnd
Gnd
B8
Pwr
B8
B8
B8
B8
B8
Gnd
B8
Pwr
B8
B8
B4
Primary Function
DRAM Data[10]
IO Ground
Digital Ground
DRAM Data[9]
Digital Power 1.8 V
DRAM Data[8]
DRAM Data[7]
DRAM Data[6]
DRAM Data[5]
DRAM Data[4]
IO Ground
DRAM Data[3]
IO Power 3.3 V
DRAM Data[2]
DRAM Data[1]
Primary Video_In Data[0]
Dir
B
Secondary Function(s)
Dir
B
B
B
B
B
B
B
B
B
I
(1.) Secondary Video_Out Data[0]
(2.) GPIO_VIS[0]
(1.) Secondary Video_Out Data[1]
(2.) GPIO_VIS[1]
(1.) Secondary Video_Out Data[2]
(2.) GPIO_VIS[2]
(1.) Secondary Video_Out Data[3]
(2.) GPIO_VIS[3]
O
B
O
B
O
B
O
B
58
VIN_D_1
B4
Primary Video_In Data[1]
I
59
VIN_D_2
B4
Primary Video_In Data[2]
I
60
61
62
63
64
65
66
67
68
69
70
VIN_D_3
M_D_0
M_DQM_0
IO_GND
M_CKO
IO_3V3
M_CKE
M_AP
M_BS1_N
M_BS0_N
M_RAS_N
B4
B8
B8
Gnd
O8
Pwr
B8
B8
B8
B8
B8
Primary Video_In Data[3]
DRAM Data[0]
DRAM Byte_En[0]
IO Ground
DRAM Clock
IO Power 3.3 V
DRAM Clock Enable
DRAM Auto Precharge
DRAM BankSel[1]
DRAM BankSel[0]
DRAM Row Strobe
I
B
O
O
Drc_Clock Eternal Input
I
O
O
O
O
O
NVRAM_OE_N
O
Table 14. 240-Pin MQFP Pin Assignments (Continued)
40
铮?/div>
Copyright 2002 Cirrus Logic (All Rights Reserved)
DS581PP2
prev
next