您的位置：维库电子市场网 > Datasheet > CY7C1339G

CY7C1339G Datasheet

  • CY7C1339G

  • 4-Mbit (128K x 32) Pipelined Sync SRAM

  • 400.29KB

  • 0页

  • CYPRESS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C1339G
4-Mbit (128K x 32) Pipelined Sync SRAM
Features
鈥?Registered inputs and outputs for pipelined operation
鈥?128K 脳 32 common I/O architecture
鈥?3.3V core power supply (V
DD
)
鈥?2.5V/3.3V I/O power supply (V
DDQ
)
鈥?Fast clock-to-output times
鈥?2.6 ns (for 250-MHz device)
鈥?Provide high-performance 3-1-1-1 access rate
鈥?User-selectable burst counter supporting Intel
庐
Pentium
庐
interleaved or linear burst sequences
鈥?Separate processor and controller address strobes
鈥?Synchronous self-timed writes
鈥?Asynchronous output enable
鈥?Available in lead-free 100-Pin TQFP package, lead-free
and non-lead-free 119-Ball BGA package
鈥?鈥淶Z鈥?Sleep Mode Option
Functional Description
[1]
The CY7C1339G SRAM integrates 128K x 32 SRAM cells with
advanced synchronous peripheral circuitry and a two-bit
counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
1
), depth-expansion Chip Enables (CE
2
and CE
3
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
[A:D]
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the byte write control inputs. GW when active
LOW causes all bytes to be written.
The CY7C1339G operates from a +3.3V core power supply
while all outputs may operate with either a +2.5 or +3.3V
supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Logic Block Diagram
A 0, A 1, A
A DDRESS
REGISTER
2
A
[1:0]
M ODE
A DV
CLK
Q1
A DSC
A DSP
BW
D
DQ
D
BYTE
W RITE REGISTER
DQ
C
BYTE
W RITE REGISTER
DQ
B
BYTE
W RITE REGISTER
DQ
A
BYTE
W RITE REGISTER
BURST
COUNTER
CLR
A ND
Q0
LOGIC
DQ
D
BYTE
W RITE DRIVER
DQ
C
BYTE
W RITE DRIVER
DQ
B
BYTE
W RITE DRIVER
DQ
A
BYTE
W RITE DRIVER
BW
C
M EM ORY
A RRA Y
SENSE
A M PS
OUTPUT
REGISTERS
OUTPUT
BUFFERS
E
DQs
BW
B
BW
A
BW E
GW
CE
1
CE
2
CE
3
OE
ENA BLE
REGISTER
PIPELINED
ENABLE
INPUT
REGISTERS
ZZ
SLEEP
CONTROL
1
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05520 Rev. *F
鈥?/div>
198 Champion Court
鈥?/div>
San Jose
,
CA 95134-1709
鈥?/div>
408-943-2600
Revised July 5, 2006
[+] Feedback

CY7C1339G PDF文件相关型号

CY7C1340A-100AC,CY7C1340A-66AI,CY7C1340G-166AXI,CY7C1342–25JC,CY7C1342–25JI,CY7C1342–35JI,CY7C1342–55JC,CY7C1344F-100AC,CY7C135–15JC,CY7C135–20JC,CY7C135–25JC,CY7C135–35JI,CY7C135–55JI,CY7C1356A-100BGC,CY7C1356A-133AC,CY7C1356CV25,CY7C1356CV25-200BGXC,CY7C1356CV25-250AXC,CY7C1357B,CY7C1357C,CY7C1357C-100BZXC,CY7C136-25JC

CY7C1339G相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • CY7C006
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C006
  • CY7C007
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C007
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C008
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C008
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C009
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C009
  • CY7C016
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C016
  • CY7C017
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C017
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C018
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C018
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C019
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C019
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
    CY7C024
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
    CY7C024
  • CY7C025
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
    CY7C025
  • CY7C026
    英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
    CY7C026
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C027
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C027
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C028
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C028

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！