CY7C1392BV18-167BZC Datasheet

  • CY7C1392BV18-167BZC

  • 18-Mbit DDR-II SIO SRAM 2-Word

  • 380.00KB

  • 0页

  • CYPRESS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
18-Mbit DDR-II SIO SRAM 2-Word
Burst Architecture
Features
鈥?18-Mbit density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
鈥?300-MHz clock for high bandwidth
鈥?2-Word burst for reducing address bus frequency
鈥?Double Data Rate (DDR) interfaces
(data transferred at 600 MHz) @ 300 MHz
鈥?Two input clocks (K and K) for precise DDR timing
鈥?SRAM uses rising edges only
鈥?Two input clocks for output data (C and C) to minimize
clock-skew and flight-time mismatches
鈥?Echo clocks (CQ and CQ) simplify data capture in
high-speed systems
鈥?Synchronous internally self-timed writes
鈥?1.8V core power supply with HSTL inputs and outputs
鈥?Variable drive HSTL output buffers
鈥?Expanded HSTL output voltage (1.4V - V
DD
)
鈥?Available in 165-ball FBGA package (13 x 15 x 1.4 mm)
鈥?Offered in lead-free and non lead-free packages
鈥?JTAG 1149.1 compatible test access port
鈥?Delay Lock Loop (DLL) for accurate data placement
Functional Description
The CY7C1392BV18, CY7C1992BV18, CY7C1393BV18, and
CY7C1394BV18 are 1.8V Synchronous Pipelined SRAMs
equipped with DDR-II SIO (Double Data Rate Separate I/O)
architecture. The DDR-II SIO consists of two separate ports to
access the memory array. The Read port has dedicated Data
outputs and the Write port has dedicated Data inputs to
completely eliminate the need to 鈥渢urn around鈥?the data bus
required with common I/O devices. Access to each port is
accomplished using a common address bus. Addresses for
Read and Write are latched on alternate rising edges of the
input (K) clock. Write data is registered on the rising edges of
both K and K. Read data is driven on the rising edges of C and
C if provided, or on the rising edge of K and K if C/C are not
provided. Each address location is associated with two 8-bit
words in the case of CY7C1392BV18, two 9-bit words in the
case of CY7C1992BV18, two 18-bit words in the case of
CY7C1393BV18, and two 36-bit words in the case of
CY7C1394BV18, that burst sequentially into or out of the
device.
Asynchronous inputs include output impedance matching
input (ZQ). Synchronous data outputs are tightly matched to
the two output echo clocks CQ/CQ, eliminating the need for
separately capturing data from each individual DDR-II SIO
SRAM in the system design. Output data clocks (C/C) enable
maximum system clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled
by the K/K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
Configuration
CY7C1392BV18 鈥?2M x 8
CY7C1992BV18 鈥?2M x 9
CY7C1393BV18 鈥?1M x18
CY7C1394BV18 鈥?512K x 36
Selection Guide
300 MHz
Maximum Operating Frequency
Maximum Operating Current
300
600
278 MHz
278
580
250 MHz
250
550
200 MHz
200
500
167 MHz
167
450
Unit
MHz
mA
Cypress Semiconductor Corporation
Document Number: 38-05623 Rev. *C
鈥?/div>
198 Champion Court
鈥?/div>
San Jose
,
CA 95134-1709
鈥?/div>
408-943-2600
Revised June 27, 2006
[+] Feedback

CY7C1392BV18-167BZC PDF文件相关型号

CY7C1399B-12VXI,CY7C1399B-12ZXC,CY7C1399B-15VXC

CY7C1392BV18-167BZC相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
  • 英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
  • 英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
  • 英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
  • 英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
  • 英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!