您的位置：维库电子市场网 > Datasheet > CY7C1461AV33-133AXI

CY7C1461AV33-133AXI Datasheet

  • CY7C1461AV33-133AXI

  • 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with ...

  • 876.00KB

  • 0页

  • CYPRESS

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C1461AV33
CY7C1463AV33
CY7C1465AV33
36-Mbit (1M x 36/2 M x 18/512K x 72)
Flow-Through SRAM with NoBL鈩?Architecture
Features
鈥?No Bus Latency鈩?(NoBL鈩? architecture eliminates dead
cycles between write and read cycles
鈥?Supports up to 133-MHz bus operations with zero wait
states
鈥?Data is transferred on every clock
鈥?Pin-compatible and functionally equivalent to ZBT鈩?/div>
devices
鈥?Internally self timed output buffer control to eliminate the
need to use OE
鈥?Registered inputs for flow through operation
鈥?Byte Write capability
鈥?3.3V/2.5V IO power supply
鈥?Fast clock-to-output times
鈥?6.5 ns (for 133-MHz device)
鈥?Clock Enable (CEN) pin to enable clock and suspend
operation
鈥?Synchronous self timed writes
鈥?Asynchronous Output Enable
鈥?CY7C1461AV33, CY7C1463AV33 available in
JEDEC-standard Pb-free 100-pin TQFP package, Pb-free
and non-Pb-free 165-Ball FBGA package. CY7C1465AV33
available in Pb-free and non-Pb-free 209-Ball FBGA
package
鈥?Three chip enables for simple depth expansion
鈥?Automatic Power down feature available using ZZ mode or
CE deselect
鈥?IEEE 1149.1 JTAG-Compatible Boundary Scan
鈥?Burst Capability 鈥?linear or interleaved burst order
鈥?Low standby power
Functional Description
[1]
The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33 is a
3.3V, 1M x 36/2M x 18/512K x 72 Synchronous Flow -through
Burst SRAM designed specifically to support unlimited true
back-to-back Read/Write operations without the insertion of
wait states. The CY7C1461AV33/CY7C1463AV33/CY7C1465AV33
is equipped with the advanced No Bus Latency (NoBL) logic
required to enable consecutive Read/Write operations with
data being transferred on every clock cycle. This feature
dramatically improves the throughput of data through the
SRAM, especially in systems that require frequent Write-Read
transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the two or four Byte Write
Select (BW
X
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output tri-state control. To avoid bus contention,
the output drivers are synchronously tri-stated during the data
portion of a write sequence.
Selection Guide
133 MHz
Maximum Access Time
Maximum Operating Current
Maximum CMOS Standby Current
6.5
310
120
100 MHz
8.5
290
120
Unit
ns
mA
mA
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05356 Rev. *F
鈥?/div>
198 Champion Court
鈥?/div>
San Jose
,
CA 95134-1709
鈥?/div>
408-943-2600
Revised July 09, 2007

CY7C1461AV33-133AXI 产品属性

  • CY7C146(1,3)AV33

  • 72

  • 集成电路 (IC)

  • 存储器

  • NoBL™

  • RAM

  • SRAM - 同步

  • 36M（1M x 36）

  • 133MHz

  • 并联

  • 2.375 V ~ 2.625 V

  • -40°C ~ 85°C

  • 100-LQFP

  • 100-TQFP（14x14）

  • 托盘

CY7C1461AV33-133AXI相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • CY7C006
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C006
  • CY7C007
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C007
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C008
  • CY7C008
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C008
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C009
  • CY7C009
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C009
  • CY7C016
    英文版
    16K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
    Cypress
    CY7C016
  • CY7C017
    英文版
    32K x 8/9 Dual-Port Static RAM
    Cypress
    CY7C017
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C018
  • CY7C018
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C018
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS
    CY7C019
  • CY7C019
    英文版
    64K/128K x 8/9 Dual-Port Static RAM
    CYPRESS [C...
    CY7C019
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS
    CY7C024
  • CY7C024
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT...
    CYPRESS [C...
    CY7C024
  • CY7C025
    英文版
    4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with Sem, Int...
    Cypress
    CY7C025
  • CY7C026
    英文版
    16K x 16/18 Dual-Port Static RAM
    Cypress
    CY7C026
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C027
  • CY7C027
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C027
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS
    CY7C028
  • CY7C028
    英文版
    32K/64K x 16/18 Dual-Port Static RAM
    CYPRESS [C...
    CY7C028

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！