74ALVC14PW Datasheet

  • 74ALVC14PW

  • Hex inverting Schmitt trigger

  • 90.24KB

  • 16页

  • PHILIPS

扫码查看芯片数据手册

上传产品规格书

PDF预览

74ALVC14
Hex inverting Schmitt trigger
Rev. 03 鈥?15 February 2005
Product data sheet
1. General description
The 74ALVC14 is a high-performance, low-power, low-voltage, Si-gate CMOS device and
superior to most advanced CMOS compatible TTL families.
The 74ALVC14 provides six inverting buffers with Schmitt-trigger action. It is capable of
transforming slowly changing input signals into sharply de铿乶ed, jitter-free output signals.
2. Features
s
s
s
s
s
s
s
s
Wide supply voltage range from 1.65 V to 3.6 V
3.6 V tolerant inputs/outputs
CMOS low power consumption
Direct interface with TTL levels (2.7 V to 3.6 V)
Power-down mode
Unlimited input rise and fall times
Latch-up performance exceeds 250 mA
Complies with JEDEC standard:
x
JESD8-7 (1.65 V to 1.95 V)
x
JESD8-5 (2.3 V to 2.7 V)
x
JESD8-B/JESD36 (2.7 V to 3.6 V)
s
ESD protection:
x
HBM EIA/JESD22-A114-B exceeds 2000 V
x
MM EIA/JESD22-A115-A exceeds 200 V
s
Multiple package options
3. Quick reference data
Table 1:
Symbol
Quick reference data
Parameter
Conditions
V
CC
= 1.8 V; C
L
= 30 pF;
R
L
= 1 k鈩?/div>
V
CC
= 2.5 V; C
L
= 30 pF;
R
L
= 500
鈩?/div>
V
CC
= 2.7 V; C
L
= 50 pF;
R
L
= 500
鈩?/div>
V
CC
= 3.3 V; C
L
= 50 pF;
R
L
= 500
鈩?/div>
Min
-
-
-
-
Typ
2.9
2.2
2.8
2.4
Max
-
-
-
-
Unit
ns
ns
ns
ns
t
PHL
, t
PLH
propagation delay nA
to nY

74ALVC14PW 产品属性

  • NXP

  • 变换器

  • 6

  • ALVC

  • CMOS

  • - 24 mA

  • 24 mA

  • 3.6 V

  • 1.65 V

  • + 85 C

  • SOT-402

  • Tube

  • SMD/SMT

  • 1.8 V, 2.5 V, 3.3 V

  • 96

  • 74ALVC14PW,112

74ALVC14PW相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!