AD9863 Datasheet

IC型号：
AD9863
PDF描述：
Mixed-Signal Front-End (MxFE?) Baseband Transceiver for Broa...
文件大小：
2043.06KB
PDF页数：
41页
芯片厂家：
AD

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Mixed-Signal Front-End (MxFE

鈩?/div>

) Baseband

Transceiver for Broadband Applications

AD9863

FEATURES

Receive path includes dual 12-bit, 50 MSPS analog-to-digital

converters with internal or external reference

Transmit path includes dual 12-bit, 200 MSPS digital-to-

analog converters with 1脳, 2脳, or 4脳 interpolation and

programmable gain control

Internal clock distribution block includes a programmable

phase-locked loop and timing generation circuitry,

allowing single-reference clock operation

24-pin flexible I/O data interface allows various interleaved

or noninterleaved data transfers in half-duplex mode and

interleaved data transfers in full-duplex mode

Configurable through register programmability or

optionally limited programmability through mode pins

Independent Rx and Tx power-down control pins

64-lead LFCSP package (9 mm 脳 9 mm footprint)

VIN+A

ADC

VIN鈥揂

VIN+B

ADC

VIN鈥揃

I/O

INTERFACE

CONFIGURATION

BLOCK

DATA

MUX

AND

LATCH

Rx DATA

FUNCTIONAL BLOCK DIAGRAM

I/O

INTERFACE

CONTROL

FLEXIBLE

I/O BUS

[0:23]

LOW-PASS

INTERPOLATION

FILTER

IOUT+A

DAC

IOUT鈥揂

IOUT+B

DAC

IOUT鈥揃

ADC CLOCK

DATA

LATCH

AND

DEMUX

Tx DATA

CLKIN1

CLOCK

GENERATION

BLOCK

DAC CLOCK

PLL

CLKIN2

03604-0-070

AD9863

APPLICATIONS

Broadband access

Broadband LAN

Communications (modems)

Figure 1.

GENERAL DESCRIPTION

The AD9863 is a member of the MxFE family鈥攁 group of

integrated converters for the communications market. The

AD9863 integrates dual 12-bit analog-to-digital converters

(ADC) and dual 12-bit digital-to-analog converters (TxDAC庐).

The AD9863 ADCs are optimized for ADC sampling of 50 MSPS

and less. The dual TxDACs operate at speeds up to 200 MHz

and include a bypassable 2脳 or 4脳 interpolation filter. The

AD9863 is optimized for high performance, low power, and

small form factor to provide a cost-effective solution for the

broadband communications market.

The AD9863 uses a single input clock pin (CLKIN) or two

independent clocks for the Tx path and the Rx path. The ADC

and TxDAC clocks are generated within a timing generation

block that provides user programmable options such as divide

circuits, PLL multipliers, and switches.

A flexible, bidirectional 24-bit I/O bus accommodates a variety

of custom digital back ends or open market DSPs.

In half-duplex systems, the interface supports 24-bit parallel

transfers or 12-bit interleaved transfers. In full-duplex systems,

the interface supports a 12-bit interleaved ADC bus and a

12-bit interleaved TxDAC bus. The flexible I/O bus reduces pin

count, also reducing the required package size on the AD9863

and the device to which it connects.

The AD9863 can use either mode pins or a serial programma-

ble interface (SPI) to configure the interface bus, operate the

ADC in a low power mode, configure the TxDAC interpolation

rate, and control ADC and TxDAC power-down. The SPI

provides more programmable options for both the TxDAC path

(for example, coarse and fine gain control and offset control for

channel matching) and the ADC path (for example, the internal

duty cycle stabilizer and twos complement data format).

The AD9863 is packaged in a 64-lead LFCSP (low profile, fine

pitched, chip scale package). The 64-lead LFCSP footprint is

only 9 mm 脳 9 mm and is less than 0.9 mm high, fitting into

such tightly spaced applications as PCMCIA cards.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

Fax: 781.461.3113

型号

版本

描述

厂商

下载
AD9801

英文版

CCD Signal Processor For Electronic Cameras

AD

AD9801
AD9801

英文版

CCD Signal Processor For Electronic Cameras

AD [Analog...

AD9801
AD9802

英文版

CCD Signal Processor For Electronic Cameras

AD

AD9802
AD9802

英文版

CCD Signal Processor For Electronic Cameras

AD [Analog...

AD9802
AD9803

英文版

CCD Signal Processor For Electronic Cameras

AD

AD9803
AD9803

英文版

CCD Signal Processor For Electronic Cameras

AD [Analog...

AD9803
AD9804

英文版

Complete 10-Bit 18 MSPS CCD Signal Processor

AD

AD9804
AD9804

英文版

Complete 10-Bit 18 MSPS CCD Signal Processor

AD [Analog...

AD9804
AD9805

英文版

Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

AD

AD9805
AD9805

英文版

Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

AD [Analog...

AD9805
AD9806

英文版

Complete 10-Bit 18 MSPS CCD Signal Processor

AD

AD9806
AD9806

英文版

Complete 10-Bit 18 MSPS CCD Signal Processor

AD [Analog...

AD9806
AD9807

英文版

Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

AD

AD9807
AD9807

英文版

Complete 12-Bit/10-Bit 6 MSPS CCD/CIS Signal Processors

AD [Analog...

AD9807
AD9814

英文版

Complete 14-Bit CCD/CIS Signal Processor

AD

AD9814
AD9814

英文版

Complete 14-Bit CCD/CIS Signal Processor

AD [Analog...

AD9814
AD9816

英文版

Complete 12-Bit 6 MSPS CCD/CIS Signal Processor

AD

AD9816
AD9816

英文版

Complete 12-Bit 6 MSPS CCD/CIS Signal Processor

AD [Analog...

AD9816
AD9821

英文版

Complete 12-Bit 40 MSPS Imaging Signal Processor

AD

AD9821
AD9821

英文版

Complete 12-Bit 40 MSPS Imaging Signal Processor

AD [Analog...

AD9821

AD9863 Datasheet

PDF预览

AD9863相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

AD9863 Datasheet

PDF预览

AD9863相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X