ATV5000 Datasheet

  • ATV5000

  • IC,COMPLEX-EPLD,76-CELL,25NS PROP DELAY,LDCC,68PIN,PLASTIC

  • 742.88KB

  • Atmel   Atmel

扫码查看芯片数据手册

上传产品规格书

PDF预览

ATV5000/L
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Advanced Programmable Logic Device - High Gate Utilization
Flexible Interconnect Architecture - Universal Routing
Flexible Logic Cells - 128 Flip-Flops and 52 Latches
Multiple Flip-Flop Types - Synchronous or Asynchronous Registers
High Speed - 50 MHz Operation
Complete Third Party Software Support
No Placement, Routing or Layout Software Required
Proven and Reliable High Speed CMOS EPROM Process
2000 V ESD Protection
200 mA Latchup Immunity
Reprogrammable - Tested 100% for Programmability
Commercial, Industrial and Military Temperature Grades
Block Diagram
52 INPUT
LATCHES
High Density
UV Erasable
Programmable
Logic Device
8
INPUT
PINS
UNIVERSAL
AND
REGIONAL
INTERCONNECT
52 LOGIC CELLS
(104 FLIP-FLOPS)
52
I/O
PINS
24 BURIED CELLS
(24 FLIP-FLOPS)
Description
The Atmel V5000 is an easy to use, high density programmable logic device. Its simple, regu-
lar architecture translates into increased utilization and high performance.
The ATV5000 has one programmable combinatorial logic array. This guarantees easy inter-
connection of and uniform performance from all nodes. "Sum terms", which are easy to use
groupings of AND-OR gates, provide combinatorial logic blocks. Sum terms can be wire-
OR鈥檇 together to integrate larger logic blocks. To expand the levels of logic, buried sum terms
feed back into the logic array. The 52 I/O pins can each be driven by a register or a sum term.
Each I/O pin has an individually enabled input latch.
All 128 registers are configurable as D- or T-types without using extra logic gates. Individual
sum terms, asynchronous presets, resets and clocks give each flip-flop added flexibility. A
direct "clock from pin" option guarantees synchronization and fast clock to output perform-
ance.
Standard, off-the-shelf third-party software tools and programmers support the ATV5000.
This minimizes start-up investment and improves product support.
JLCC
Chip Carrier
Pin Configuration
Pin Name
IN
Pins 2,32,36,66
Pins 1,34,35,68
I/O
VCC
Function
Logic and Clock Inputs
Input/Register Clocks 1-4
Input/Latch Clocks 1-4
Bidirectional Buffers
+5 V Supply
I/Os
GND
I/Os
VCC
18
I/Os
VCC
I/Os
IN
1
GND
IN
I/Os
I/Os
VCC
52
I/Os
GND
I/Os
35
I/Os
IN
GND
IN
VCC
I/Os
0065B
1-193

ATV5000相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!