您的位置：维库电子市场网 > Datasheet > CY8C24423A

CY8C24423A Datasheet

  • CY8C24423A

  • PSoC Mixed-Signal Array

  • 768.60KB

  • Cypress

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

PSoC鈩?Mixed-Signal Array
CY8C24123A,
CY8C24223A, and CY8C24423A
Final Data Sheet
Features
鈻?/div>
Powerful Harvard Architecture Processor
鉂?/div>
M8C Processor Speeds to 24 MHz
鉂?/div>
8x8 Multiply, 32-Bit Accumulate
鉂?/div>
Low Power at High Speed
鉂?/div>
2.4 to 5.25 V Operating Voltage
鉂?/div>
Operating Voltages Down to 1.0V Using On-
Chip Switch Mode Pump (SMP)
鉂?/div>
Industrial Temperature Range: -40掳C to +85掳C
鈻?/div>
Advanced Peripherals (PSoC Blocks)
鉂?/div>
6 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
鉂?/div>
4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART
- Multiple SPI鈩?Masters or Slaves
- Connectable to all GPIO Pins
鉂?/div>
Complex Peripherals by Combining Blocks
鈻?/div>
Precision, Programmable Clocking
鉂?/div>
Internal 卤2.5% 24/48 MHz Oscillator
鉂?/div>
High-Accuracy 24 MHz with Optional 32 kHz
Crystal and PLL
鉂?/div>
Optional External Oscillator, up to 24 MHz
鉂?/div>
Internal Oscillator for Watchdog and Sleep
鈻?/div>
Flexible On-Chip Memory
鉂?/div>
4K Bytes Flash Program Storage 50,000
Erase/Write Cycles
鉂?/div>
256 Bytes SRAM Data Storage
鉂?/div>
In-System Serial Programming (ISSP鈩?
鉂?/div>
Partial Flash Updates
鉂?/div>
Flexible Protection Modes
鉂?/div>
EEPROM Emulation in Flash
鈻?/div>
Programmable Pin Configurations
鉂?/div>
25 mA Sink on all GPIO
鉂?/div>
Pull up, Pull down, High Z, Strong, or Open
Drain Drive Modes on all GPIO
鉂?/div>
Up to 10 Analog Inputs on GPIO
鉂?/div>
Two 30 mA Analog Outputs on GPIO
鉂?/div>
Configurable Interrupt on all GPIO
鈻?/div>
New CY8C24x23A PSoC Device
鉂?/div>
Derived from the CY8C24x23 Device
鉂?/div>
Low Power and Low Voltage (2.4V)
鈻?/div>
Additional System Resources
鉂?/div>
I
2
C鈩?Slave, Master, and Multi-Master to
400 kHz
鉂?/div>
Watchdog and Sleep Timers
鉂?/div>
User-Configurable Low Voltage Detection
鉂?/div>
Integrated Supervisory Circuit
鉂?/div>
On-Chip Precision Voltage Reference
鈻?/div>
Complete Development Tools
鉂?/div>
Free Development Software
(PSoC鈩?Designer)
鉂?/div>
Full-Featured, In-Circuit Emulator and
Programmer
鉂?/div>
Full Speed Emulation
鉂?/div>
Complex Breakpoint Structure
鉂?/div>
128K Bytes Trace Memory
Port 2 Port 1 Port 0
Analog
Drivers
PSoC鈩?Functional Overview
The PSoC鈩?family consists of many
Mixed-Signal Array with
On-Chip Controller
devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
as well as programmable interconnects. This architecture
allows the user to create customized peripheral configurations
that match the requirements of each individual application.
Additionally, a fast CPU, Flash program memory, SRAM data
memory, and configurable IO are included in a range of conve-
nient pinouts and packages.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources. Configurable global busing allows all
the device resources to be combined into a complete custom
system. The PSoC CY8C24x23A family can have up to three IO
ports that connect to the global digital and analog interconnects,
providing access to 4 digital blocks and 6 analog blocks.
PSoC CORE
System Bus
Global Digital Interconnect
SRAM
256 Bytes
Interrupt
Controller
Global Analog Interconnect
Flash 4K
Sleep and
Watchdog
SROM
CPU Core (M8C)
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
DIGITAL SYSTEM
Digital
Block
Array
(1 Row,
4 Blocks)
ANALOG SYSTEM
Analog
Block
Array
(2 Columns,
6 Blocks)
Analog
Ref
Analog
Input
Muxing
The PSoC Core
The PSoC Core is a powerful engine that supports a rich fea-
ture set. The core includes a CPU, memory, clocks, and config-
urable GPIO (General Purpose IO).
The M8C CPU core is a powerful processor with speeds up to
24 MHz, providing a four MIPS 8-bit Harvard architecture micro-
Digital
Clocks
Multiply
Accum.
POR and LVD
Decimator
I
2
C
System Resets
Internal
Voltage
Ref.
Switch
Mode
Pump
SYSTEM RESOURCES
September 8, 2004
漏 Cypress MicroSystems, Inc. 2004 鈥?Document No. 38-12028 Rev. *B
1

CY8C24423A相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！