ELANSC300-25VI Datasheet

  • ELANSC300-25VI

  • Highly Integrated, Low-Power, 32-Bit Microcontroller

  • 1344.13KB

  • 139页

  • AMD

扫码查看芯片数据手册

上传产品规格书

PDF预览

PRELIMINARY
脡lan
鈩?/div>
SC300
Highly Integrated, Low-Power, 32-Bit Microcontroller
DISTINCTIVE CHARACTERISTICS
n
Highly integrated, single-chip CPU and system
logic
鈥?Optimized for embedded PC applications
鈥?Combines 32 bit, x86 compatible, low-voltage
CPU with memory controller, PC/AT peripheral
controllers, real-time clock, and PLL clock gener-
ators
鈥?0.7 micron, low-voltage, CMOS process, fully
static
n
Enhanced Am386
SXLV CPU core
鈥?25 MHz or 33 MHz operating frequencies
鈥?3.3 V core, 3.3 V or 5 V memory and I/O
鈥?Low-power, fully static design for long battery life
鈥?System Management Mode (SMM) for power
management control
n
Integrated power management functions
鈥?Internal clock generators (using multiple Phase-
Locked Loops and one external 32-KHz crystal)
鈥?Supports CPU System Management Mode
(SMM)
鈥?Multiple operating modes: High Speed PLL, Low
Speed PLL, Doze, Sleep, Suspend, and Off. Fully
static design allows stopped clock.
鈥?Comprehensive control of system and peripheral
clocks
鈥?Five external power management control pins
鈥?Suspend refresh of DRAM array
鈥?Clock switching during ISA cycles
鈥?Low power consumption: 0.12 mW typical
Suspend mode power
鈥?Simultaneous multiple-voltage I/O pads operate
at either 3.3 V or 5 V. Core operates at 3.3 V for
minimum power consumption.
n
Integrated memory controller
鈥?Controls symmetrically addressable DRAM or
asymmetrical 512 Kbyte x 8 bit or 1 Mbyte x 16 bit
DRAM or SRAM as main memory
鈥?Zero wait-state access with 70 ns, Page mode
DRAMs
鈥?Supports up to 16 Mbyte system memory
鈥?Supports up to 16 Mbyte of application ROM/
Flash, and 320 Kbyte direct ROM BIOS access.
Also supports shadow RAM
鈥?Fully PC/AT compatible
n
Integrated PC/AT-compatible peripheral logic
鈥?One programmable interval timer (fully 8254
compatible)
鈥?Two programmable interrupt controllers (8259A
compatible)
鈥?Two DMA controllers (8237A compatible)
鈥?Built-in real-time clock (146818A compatible),
with an additional 114 bytes of RAM
鈥?Internal Phase-Locked Loops (PLL) generate all
clocks from single 32.768 kHz crystal input
n
Bus configurations
鈥?16-bit data path
鈥?Optional bus configurations:
鈥?Internal LCD controller with subset ISA
鈥?386 Local Bus mode with subset ISA
鈥?Maximum ISA Bus mode
鈥?Four programmable chip selects
鈥?Built-in 8042 chip select
n
Serial port controller (16450 UART compatible)
n
Bidirectional parallel port with EPP
n
Integrates two PCMCIA Version 2.1 slots
n
Integrated CGA-compatible LCD controller
鈥?Fully 6845 compatible
鈥?16 gray levels in Text mode; 2 or 4 levels in
Graphics mode
鈥?Supports the following LCD Panel Sizes:
鈥?320 x 240 single scan (2 bpp)
鈥?640 x 200 single/dual scan (1 bpp)
鈥?480 x 320 single scan (1 bpp)
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this product
without notice.
Publication#
18514
Rev:
D
Amendment/0
Issue Date:
October 1997

ELANSC300-25VI相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!