您的位置：维库电子市场网 > Datasheet > GS8330DW72C-250I

GS8330DW72C-250I Datasheet

  • GS8330DW72C-250I

  • Double Late Write SigmaRAM

  • 583.37KB

  • 30页

  • ETC

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Preliminary
GS8330DW36/72C-250/200
209-Bump BGA
Commercial Temp
Industrial Temp
36Mb
危
1x1Dp CMOS I/O
Double Late Write SigmaRAM鈩?/div>
200 MHz鈥?50 MHz
1.8 V V
DD
1.8 V I/O
Features
鈥?Double Late Write mode, Pipelined Read mode
鈥?JEDEC-standard SigmaRAM
鈩?/div>
pinout and package
鈥?1.8 V +150/鈥?00 mV core power supply
鈥?1.8 V CMOS Interface
鈥?ZQ controlled user-selectable output drive strength
鈥?Dual Cycle Deselect
鈥?Burst Read and Write option
鈥?Fully coherent read and write pipelines
鈥?Echo Clock outputs track data output drivers
鈥?Byte write operation (9-bit bytes)
鈥?2 user-programmable chip enable inputs
鈥?IEEE 1149.1 JTAG-compliant Serial Boundary Scan
鈥?209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
鈥?Pin-compatible with future 72Mb and 144Mb devices
Key Fast Bin Specs
Cycle Time
Access Time
Symbol
tKHKH
tKHQV
-250
4.0 ns
2.1 ns
Bottom View
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
危
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
SigmaRAM Family Overview
GS8330DW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 37,748,736-bit (36Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
危
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
危RAM
鈩?/div>
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
危
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
Rev: 1.00 6/2003
1/30
漏 2003, GSI Technology, Inc.
Specifications cited are design targets and are subject to change without notice. For latest documentation contact your GSI representative.

GS8330DW72C-250I相关型号PDF文件下载

  • 型号
    版本
    描述
    厂商
    下载
  • GS832018
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
    GS832018
  • GS832018
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
    GS832018
  • GS832032
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
    GS832032
  • GS832032
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
    GS832032
  • GS832036
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    ETC
    GS832036
  • GS832036
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI T...
    GS832036
  • GS832218
    英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
    GS832218
  • GS832236
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832236
  • GS832236
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
    GS832236
  • GS832272
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832272
  • GS832272
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
    GS832272
  • GS832118E
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI
    GS832118E
  • GS832118E
    英文版
    2M x 18, 1M x 32, 1M x 36 36Mb Sync Burst SRAMs
    GSI [GSI Techno...
    GS832118E
  • GS832218B
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832218B
  • GS832218B
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
    GS832218B
  • GS832218E
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832218E
  • GS832218E
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC [ETC]
    GS832218E
  • GS832236B
    英文版
    ETC [2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAM...
    ETC
    GS832236B
  • GS832236E
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832236E
  • GS832272C
    英文版
    2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    ETC
    GS832272C

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！