您的位置：维库电子市场网 > Datasheet > GS8644ZV36E-133I

GS8644ZV36E-133I Datasheet

  • GS8644ZV36E-133I

  • 72Mb Pipelined and Flow Through Synchronous NBT SRAM

  • 1093.16KB

  • 37页

  • GSI

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

Product Preview
GS8644ZV18(B/E)/GS8644ZV36(B/E)/GS8644ZV72(C)
119-, 165-, & 209-Pin BGA
Commercial Temp
Industrial Temp
Features
鈥?NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM鈩? NoBL鈩?and
ZBT鈩?SRAMs
鈥?1.8 V +10%/鈥?0% core power supply and I/O supply
鈥?User-configurable Pipeline and Flow Through mode
鈥?ZQ mode pin for user-selectable high/low output drive
鈥?IEEE 1149.1 JTAG-compatible Boundary Scan
鈥?LBO pin for Linear or Interleave Burst mode
鈥?Pin-compatible with 2Mb, 4Mb, 9Mb, 18Mb, and 36Mb
devices
鈥?Byte write operation (9-bit Bytes)
鈥?3 chip enable signals for easy depth expansion
鈥?ZZ Pin for automatic power-down
鈥?JEDEC-standard 119-, 165- or 209-bump BGA package
72Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz鈥?33MHz
1.8 V V
DD
1.8 V I/O
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8644ZV18/36/72 may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising edge triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8644ZV18/36/72 is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 119-bump, 165-bump or 209-bump BGA package.
Functional Description
The GS8644ZV18/36/72 is a 72Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Parameter Synopsis
t
KQ(x18/x36)
t
KQ(x72)
tCycle
Curr
(x18)
Curr
(x36)
Curr
(x72)
t
KQ
tCycle
Curr
(x18)
Curr
(x36)
Curr
(x72)
-250 -225 -200
2.3 2.5 2.7
2.6 2.7 2.8
4.0 4.4 5.0
385
450
540
6.5
6.5
265
290
345
-166
2.9
2.9
6.0
-150
3.3
3.3
6.7
-133 Unit
3.5 ns
3.5 ns
7.5 ns
Pipeline
3-1-1-1
360 335 305 295 265 mA
415 385 345 325 295 mA
505 460 405 385 345 mA
6.5
6.5
6.5
6.5
8.0
8.0
8.5
8.5
8.5
8.5
ns
ns
Flow
Through
2-1-1-1
265 265 255 240 225 mA
290 290 280 265 245 mA
345 345 335 315 300 mA
Rev: 1.03 11/2004
1/37
漏 2003, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8644ZV36E-133I相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！