HD74HC595 Datasheet

  • HD74HC595

  • Hitachi Semiconductor [8-bit Shift Register/Latch (with 3-s...

  • 60.20KB

  • HITACHI

扫码查看芯片数据手册

上传产品规格书

PDF预览

HD74HC595
8-bit Shift Register/Latch (with 3-state outputs)
Description
This device each contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage
register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift
register and the storage register. The shift register has a direct-overriding clear, serial input, and serial
output pins for cascading.
Both the shift register and storage register clocks are positive-edge triggered. If the user wishes to connect
both clocks together, the shift register state will always be one clock pulse ahead of the storage register.
Features
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
High Speed Operation: t
pd
(RCK to Q) = 17 ns typ (C
L
= 50 pF)
High Output Current: Fanout of 15 LSTTL Loads (Q
A
to Q
H
outputs)
Wide Operating Voltage: V
CC
= 2 to 6 V
Low Input Current: 1 碌A max
Low Quiescent Supply Current: I
CC
(static) = 4 碌A max (Ta = 25掳C)
Function Table
RCK
X
X
X
X
SCK
X
X
SCLR
X
L
H
H
G
H
X
X
X
Function
Q
A
to Q
H
high impedance
Shift register cleared Q
H
鈥?= L
Shift register clocked Q
n
= Q
n 鈥?1
, Q
A
= SER
Contents of shift register transferred to output latches

HD74HC595相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!