ICS674R-01T Datasheet

  • ICS674R-01T

  • User Configurable Divider

  • 55.62KB

  • 6页

  • ICS

扫码查看芯片数据手册

上传产品规格书

PDF预览

PRELIMINARY INFORMATION
ICS674-01
User Configurable Divider
Description
The ICS674-01 consists of 2 separate
configurable dividers. The A Divider is a 7 bit
divider and can divide by 3 to 129. The
B Divider consists of a 9 bit divider followed by a
post divider. The 9 bit divider can divide by 12
to 519. The post divider has eight settings of
1, 2, 4, 5, 6, 7, 8 and 10 giving a maximum total
divide of 5190. The A and B Dividers can be
cascaded to give a maximum divide of 669510.
The ICS674-01 supports the ICS673 PLL
Building Block and enables the user to build a full
custom PLL synthesizer.
Features
鈥?Packaged as 28 pin SSOP (150 mil body)
鈥?Supports ICS673 PLL Building Block
鈥?User determines the divide by setting input pins
鈥?Pull-ups on all select inputs
鈥?Includes one 7-bit Divider for OUTA
鈥?Includes one 9-bit Divider and one selectable
Post Divider for OUTB
鈥?Operating voltages of 3.3 V or 5.0 V
鈥?Industrial temperature range available
鈥?25mA drive capability at TTL levels
鈥?Advanced, low power CMOS process
Block Diagram
A6:A0
7
VDD
2
GND
3
INA
Divider A
(7-Bit)
Output
Buffer
OUTA
INB
Divider B
(9-Bit)
Post
Divider
Output
Buffer
OUTB
9
B8:B0
3
S2:S0
1
Revision 033199
Printed 11/15/00
Integrated Circuit Systems 鈥?525 Race Street 鈥?San Jose 鈥?CA 鈥?95126 鈥?408)295-9800tel鈥?408)295-9818fax
MDS 674-01 A

ICS674R-01T 产品属性

  • Product Discontinuation 13/May/2009

  • 2,500

  • 集成电路 (IC)

  • 时钟/计时 - 时钟发生器,PLL,频率合成器

  • -

  • 时钟除法器

  • 时钟

  • 时钟

  • 1

  • 2:2

  • 无/无

  • 235MHz

  • 是/无

  • 3 V ~ 5.5 V

  • 0°C ~ 70°C

  • 表面贴装

  • 28-SSOP(0.154",3.90mm 宽)

  • 28-QSOP

  • 带卷 (TR)

  • 674R-01T

ICS674R-01T相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!