LCK4973 Datasheet

  • LCK4973

  • Agere Systems [Low-Voltage PLL Clock Driver]

  • 295.31KB

  • AGERE

扫码查看芯片数据手册

上传产品规格书

PDF预览

Data Sheet
February 2003
LCK4973
Low-Voltage PLL Clock Driver
Features
s
s
s
Description
Agere Systems鈥?LCK4973 is a 3.3 V/2.5 V,
PLL-based clock driver for high-performance RISC or
CISC processor-based systems. The LCK4973 has
output frequencies of up to 240 MHz and skews of
less than 250 ps, making it ideal for synchronous
systems. The LCK4973 contains 12 low-skew
outputs and a feedback/sync output for flexibility and
simple implementation.
There is a robust level of frequency programmability
between the 12 low-skew outputs in addition to the
input/output relationships. This allows for very
flexible programming of the input reference versus
the output frequency. The LCK4973 contains a
flexible output enable and disable scheme. This
helps execute system debug as well as offer multiple
powerdown schemes, which meet green-class
machine requirements.
The LCK4973 features a power-on reset function,
which automatically resets the device on powerup,
providing automatic synchronization between QFB
and other outputs.
The LCK4973 is 3.3 V/2.5 V compatible and requires
no external loop filters. It has the capability of driving
50
鈩?/div>
transmission lines. Series terminated lines have
the ability of driving two 50
鈩?/div>
lines in parallel,
effectively doubling the fanout.
Fully integrated PLL.
Output frequency up to 240 MHz.
Compatible with
PowerPC
and
Pentium
microprocessors.
52-pin TQFPT.
3.3 V/2.5 V power supply.
Pin compatible with 973 type devices.
卤100 ps typical cycle-to-cycle jitter.
Output skews of less than 250 ps.
s
s
s
s
s

LCK4973相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!