您的位置：维库电子市场网 > Datasheet > LMH1982SQ

LMH1982SQ Datasheet

  • LMH1982SQ

  • National Semiconductor [Multi-Rate Video Clock Generator wi...

  • 504.42KB

  • NSC

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

LMH1982 Multi-Rate Video Clock Generator with Genlock
PRELIMINARY
April 9, 2008
LMH1982
Multi-Rate Video Clock Generator with Genlock
General Description
The LMH1982 is a multi-rate video clock generator ideal for
use in a wide range of 3-Gbps (3G), high-definition (HD), and
standard-definition (SD) video applications, such as video
synchronization, serial digital interface (SDI) serializer and
deserializer (SerDes), video conversion, video editing, and
other broadcast and professional video systems.
The LMH1982 can generate two simultaneous SD and HD
clocks and a Top of Frame (TOF) pulse. In genlock mode, the
device's phase locked loops (PLLs) can synchronize the out-
put signals to H sync and V sync input signals applied to either
of the reference ports. The input reference can have analog
timing from National's LMH1981 multi-format video sync sep-
arator or digital timing from an SDI deserializer and should
conform to the major SD and HD standards. When a loss of
reference occurs, the device can default to free run operation
where the output timing accuracy will be determined by the
external bias on the free run control voltage input.
The LMH1982 can replace discrete PLLs and field-pro-
grammable gate array (FPGA) PLLs with multiple voltage
controlled crystal oscillators (VCXOs). Only one 27.0000 MHz
VCXO and loop filter are externally required for genlock
mode. The external loop filter as well as programmable PLL
parameters can provide narrow loop bandwidths to minimize
jitter transfer. HD clock output jitter as low as 40 ps peak-to-
peak can help designers using FPGA serializers meet strin-
gent SDI output jitter specifications.
The LMH1982 is offered in a space-saving 5 mm x 5 mm 32-
pin LLP package and provides low total power dissipation of
250 mW (typical).
Features
鈻?/div>
Two simultaneous LVDS output clocks with selectable
frequencies and Hi-Z capability:
鈥?/div>
SD clock: 27 MHz or 67.5 MHz
鈥?/div>
HD clock: 74.25 MHz, 74.25/1.001 MHz, 148.5 MHz or
148.5/1.001 MHz
Low-jitter output clocks may be directly connected to an
FPGA serializer to meet SMPTE SDI jitter specifications
Top of Frame (TOF) pulse with programmable output
format timing and Hi-Z capability
Two reference ports (A and B) with H and V sync inputs
Supports cross-locking of input and output timing
External loop filter allows control of loop bandwidth, jitter
transfer, and lock time characteristics
Free run or Holdover operation on loss of reference
User-defined free run control voltage input
I
2
C interface and control registers
3.3V and 2.5V supplies
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Applications
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
鈻?/div>
Video genlock and synchronization
Triple rate 3G/HD/SD-SDI SerDes
Video capture, conversion, editing and distribution
Video displays and projectors
Broadcast and professional video equipment
Typical System Block Diagram
30052410
漏 2008 National Semiconductor Corporation
300524
www.national.com

LMH1982SQ相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！