MC74HC75 Datasheet

  • MC74HC75

  • Dual 2-Bit Transparent Latch

  • 175.93KB

  • 5页

  • MOTOROLA

扫码查看芯片数据手册

上传产品规格书

PDF预览

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Dual 2-Bit Transparent Latch
High鈥揚erformance Silicon鈥揋ate CMOS
The MC74HC75 is identical in pinout to the LS75. The device inputs are
compatible with standard CMOS outputs; with pullup resistors, they are
compatible with LSTTL outputs.
This device consists of two independent 2鈥揵it transparent latches. Each
latch stores the input data while Latch Enable is at a logic low. The outputs
follow the data inputs when Latch Enable is at a logic high.
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
Output Drive Capability: 10 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2 to 6 V
Low Input Current: 1
碌A
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
鈥?/div>
Chip Complexity: 80 FETs or 20 Equivalent Gates
16
1
MC74HC75
N SUFFIX
PLASTIC PACKAGE
CASE 648鈥?8
16
1
D SUFFIX
SOIC PACKAGE
CASE 751B鈥?5
ORDERING INFORMATION
MC74HCXXN
MC74HCXXD
Plastic
SOIC
PIN ASSIGNMENT
LOGIC DIAGRAM
Q0a
D0a
DATA
INPUTS
D0
D1
2, 6
3, 7
2鈥揃IT
TRANSPARENT
LATCH
16, 10
1, 11
15, 9
14, 8
Q0
Q0
Q1
Q1
D1a
LEb
VCC
D0b
D1b
Q1b
LATCH
ENABLE
13, 4
PIN 5 = VCC
PIN 12 = GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
Q0a
Q1a
Q1a
LEa
GND
Q0b
Q0b
Q1b
FUNCTION TABLE
Inputs
D
L
H
X
Latch
Enable
H
H
L
Outputs
Q
L
H
Q0
Q
H
L
Q0
X = don鈥檛 care
Q0 = latched data
10/95
Motorola, Inc. 1995
1
REV 6

MC74HC75相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!