MM74HC08 Quad 2-Input AND Gate
September 1983
Revised January 2005
MM74HC08
Quad 2-Input AND Gate
General Description
The MM74HC08 AND gates utilize advanced silicon-gate
CMOS technology to achieve operating speeds similar to
LS-TTL gates with the low power consumption of standard
CMOS integrated circuits. The HC08 has buffered outputs,
providing high noise immunity and the ability to drive 10
LS-TTL loads. The 74HC logic family is functionally as well
as pin-out compatible with the standard 74LS logic family.
All inputs are protected from damage due to static dis-
charge by internal diode clamps to V
CC
and ground.
Features
s
Typical propagation delay: 7 ns (t
PHL
), 12 ns (t
PLH
)
s
Fanout of 10 LS-TTL loads
s
Quiescent power consumption: 2
碌
A maximum at room
temperature
s
Low input current: 1
碌
A maximum
Ordering Code:
Order Number
MM74HC08M
MM74HC08MX_NL
MM74HC08SJ
MM74HC08MTC
MM74HC08MTCX-NL
MM74HC08N
Package
Number
M14A
M14A
M14D
MTC14
MTC14
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code. (Tape and Reel not available in N14A)
Pb-Free package per JEDEC J-STD-020B.
Connection Diagram
Top View
漏 2005 Fairchild Semiconductor Corporation
DS005297
www.fairchildsemi.com
1
2
3
4
5
6
7
