QL8250 Datasheet

  • QL8250

  • LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM

  • 689.98KB

  • 49页

  • ETC

扫码查看芯片数据手册

上传产品规格书

PDF预览

(FOLSVH,, )DPLO\ 'DWD 6KHHW
聡聡聡聡聡聡
/RZ 3RZHU )3*$ &RPELQLQJ 3HUIRUPDQFH 'HQVLW\ DQG (PEHGGHG 5$0
'HYLFH +LJKOLJKWV
)OH[LEOH 3URJUDPPDEOH /RJLF
0.18
碌,
six layer metal CMOS process
1.8 V Vcc, 1.8/2.5/3.3 V drive capable I/O
Up to 4,008 dedicated flip-flops
Up to 55.3 K embedded RAM Bits
Up to 313 I/O
Up to 370 K system gates
IEEE 1149.1 Boundary Scan Testing
$GYDQFHG &ORFN 1HWZRUN
Multiple dedicated Low Skew Clock
Networks
High drive input-only networks
Quadrant-based segmentable clock networks
User Programmable Phase Locked Loops
(PEHGGHG &RPSXWDWLRQDO 8QLWV
(&8V

Hardwired DSP building blocks with integrated
Multiply, Add, and Accumulate Functions.
Compliant
Low Power Capability
6HFXULW\ )HDWXUHV
The QuickLogic products come with secure
ViaLink餂?technology that protects intellectual
property from design theft and reverse
engineering. No external configuration memory
needed; Instant-on at Power-up.
(PEHGGHG 'XDO 3RUW 65$0
Up to twenty-four 2,304 bit Dual Port High
Performance SRAM Blocks
Up to 55,296 embedded RAM bits
RAM/ROM/FIFO Wizard for automatic
configuration
Configurable and cascadable
3URJUDPPDEOH ,2
High performance I/O cell with Tco< 3 ns
Programmable Slew Rate Control
Programmable I/O Standards:
LVTTL, LVCMOS, LVCMOS18, PCI,
PLL
Embedded RAM Blocks
Embeded Computational Units
PLL
GTL+, SSTL2, and SSTL3
Independent I/O Banks capable of
Fabric
supporting multiple standards in one device
I/O Register Configurations: Input,
PLL
Embedded RAM Blocks
PLL
Output, Output Enable (OE)
)LJXUH  (FOLSVH,, %ORFN 'LDJUDP
聥  4XLFN/RJLF &RUSRUDWLRQ
Preliminary
ZZZTXLFNORJLFFRP


QL8250相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:
技术客服:

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!