RS8953 Datasheet

IC型号：
RS8953
PDF描述：
High-Bit-Rate Digital Subscriber Line (HDSL) channel unit
文件大小：
1229.15KB
PDF页数：
173页
芯片厂家：

阅览下载纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173

RS8953B/8953SPB

HDSL Channel Unit

The RS8953B is a High-Bit-Rate Digital Subscriber Line (HDSL) channel unit designed

to perform data, clock, and format conversions necessary to construct a Pulse Code

Multiplexed (PCM) channel from one, two, or three HDSL channels. The PCM channel

consists of transmit and receive data, clock and frame sync signals configured for

standard T1 (1544 kbps), standard E1 (2048 kbps), or custom (Nx64 kbps) formats.

The PCM channel connects directly to a Bt8370 T1/E1 Controller or similar T1/E1 device.

Connection to other network/subscriber physical layer devices is supported by the

custom PCM frame format. Three identical HDSL channel interfaces consist of serial

data and clock connected to a Bt8970 HDSL Transceiver or similar 2B1Q bit pump

device. The RS8953SPB contains one HDSL channel interface.

Control and status registers are accessed via the Microprocessor Unit (MPU)

interface. One common register group configures the PCM interface formatter,

Pseudo-Random Bit Sequence (PRBS) generator, Bit Error Rate (BER) meter, timeslot

router, Digital Phase Lock Loop (DPLL) clock recovery, and PCM Loopbacks (LB). Three

groups of HDSL channel registers configure the elastic store FIFOs, overhead MUXes,

receive framers, payload mappers, and HDSL loopbacks. Status registers monitor

received overhead, DPLL, FIFO, and framer operations, including CRC and FEBE error

counts.

The RS8953B adheres to Bellcore TA-NWT-001210 and FA-NWT-001211 and the

latest ETSI RTR/TM-03036 standards. C-language software for all standard T1/E1

configuration and startup procedures is implemented on Conexant's HDSL Evaluation

Module (Bt8973EVM) and is available under a no-fee license agreement. RS8953B

software can also be developed for non-standard HDSL applications or to interoperate

with existing HDSL equipment.

Distinguishing Features

Supports All HDSL Bit Rates

鈥?2 pair T1 standard (784 kbps)

鈥?2 pair E1 standard (1168 kbps)

鈥?3 pair E1 standard (784 kbps)

鈥?1/2/3 pair custom (Nx64 kbps,

N=2-36)

鈥?T1/E1 Primary Rate (PCM) Channel

鈥?Connects to Conexant E1/T1

Framers

鈥?Framed or unframed mode

鈥?Sync/Async payload mapping

鈥?Clock recovery/jitter attenuation

鈥?PRBS/fixed test patterns

鈥?BER measurement

鈥?HDSL Channels

鈥?Connects to Conexant ZipWire

Transceivers

鈥?Three independent serial channels

鈥?Central, remote, or repeater

鈥?Overhead (HOH) management

鈥?Programmable path delays

鈥?Error performance monitoring

鈥?Software controlled EOC and IND

鈥?Auxiliary payload/Z-bit data link

鈥?Master loop ID and interchange

鈥?Auto tip/ring reversal

鈥?Programmable Data Routing

鈥?PCM timeslots 鈥?HDSL payload

鈥?Drop/Insert 鈥?HDSL payload

鈥?Auxiliary 鈥?HDSL payload

鈥?PRBS/Fixed 鈥?PCM or HDSL

鈥?PCM and HDSL loopbacks

鈥?Intel

庐

or Motorola

庐

MPU interface

鈥?CMOS technology, 3.3 V operation

鈥?68-pin PLCC or 80-pin PQFP

鈥?/div>

Functional Block Diagram

Timeslot Router

PCM Formatter

Drop

Insert

Elastic

Store

Mapper

HOH Mux

2B1Q

Encoder

HDSL

Channels

1, 2, 3

PRBS

BER

Stuff

PCM

Channel

Elastic

Store

Payload

Mapper

2B1Q

Decoder

Applications

鈥?/div>

Full, Fractional or Multipoint T1/E1

Single and Multichannel Repeaters

Voice Pair Gain Systems

Wireless LAN/PBX

PCS, Cellular Base Station

Fiber Access/Distribution

Loop Carrier, Remote Switches

Subscriber Line Modem

MPU

Registers

DPLL

Receive

Framer

Microprocessor

PLL Filter

Data Sheet

D8953BDSB

March 30, 1999

型号

版本

描述

厂商

下载
RS8953

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953
RS8953

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

CONEXANT [...

RS8953
RS8973

英文版

High Speed, Low Power Single-Chip SDSL/HDSL Transceiver

RS8973
RS8973

英文版

High Speed, Low Power Single-Chip SDSL/HDSL Transceiver

CONEXANT [...

RS8973
RS8953B

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953B
RS8953B

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

CONEXANT [...

RS8953B
RS8953SPB

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953SPB
RS8953SPB

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

CONEXANT [...

RS8953SPB
RS8953BEPF

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953BEPF
RS8953BEPF

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

CONEXANT [...

RS8953BEPF
RS8953BEPJ

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953BEPJ
RS8953BEPJ

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

CONEXANT [...

RS8953BEPJ
RS8953SPB ...

英文版

High-Bit-Rate Digital Subscriber Line (HDSL) channel unit

RS8953SPB EPJ

RS8953 Datasheet

PDF预览

RS8953相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

RS8953 Datasheet

PDF预览

RS8953相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X