鈭?/div>
42 pin (MCU part)
2K
42 pin
5 pin
10-bit AD converter
脳
8 ch
18-bit timer
脳
1 ch
8-bit timer
脳
4 ch
8-bit UART / SIO
脳
1 ch
32 seg
脳
4 com (Note 2)
4 ch
1.8 to 3.6 V at 4.2 MHz (External clock)
1.8 to 3.6 V at 8 MHz (Resonator)
2.7 to 3.6 V at 16 MHz
鈭?0
to 85掳C
2.7 to 3.6V at 16 MHz
25掳C
卤
5掳C
Available
Note 1: The CPU wait is a CPU halt function for stabilizing of power supply of Flash memory. The CPU wait
period is as follows. In the CPU wait period except RESET, CPU is halted but peripheral functions
are not halted. Therefore, if the interrupt occurs during the CPU wait period, the interrupt latch is set.
In this case, if the IMF has been set to 鈥?鈥? the interrupt service routine is executed after CPU wait
period. For details refer to 2.14 鈥淔lash Memory鈥?in TMP86FM29 data sheet.
Thus, even if the same software is executed in 86FM29 and 86C829B/H29B/M29B/PM29A/PM29B
/C929AXB, the operation process is not the same. Therefore, when the final operating confirmation
on target application is executed for software development of Mask ROM Product
(86C829B/H29B/M29B), not the Flash product (86FM29) but the OTP product (86PM29A/PM29B)
should be used.
Condition
After reset release
Changing from STOP mode to NORMAL mode
(at EEPCR<MNPWDW>
=
鈥?鈥?
Changing from STOP mode to SLOW mode
(at EEPCR<MNPWDW>
=
鈥?鈥?
Changing from IDLE0/1/2 mode to NORMAL mode
(at EEPCR<ATPWDW>
=
鈥?鈥?
Changing from SLEEP0/1/2 mode to SLOW mode
(at EEPCR<ATPWDW>
=
鈥?鈥?
Wait Time
2 /fc[s]
2 /fc[s]
2 /fs[s]
2 /fc[s]
2 /fs[s]
3
10
3
10
10
Halt/Operate
CPU
Halt
Halt
Halt
Halt
Halt
Peripherals
Halt
Operate
Operate
Operate
Operate
2004-03-01