您的位置：维库电子市场网 > Datasheet > UPD4481321

UPD4481321 Datasheet

  • UPD4481321

  • 8M-BIT ZEROSB SRAM FLOW THROUGH OPERATION

  • 323.27KB

  • 28页

  • NEC

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

DATA SHEET
MOS INTEGRATED CIRCUIT
碌
PD4481161, 4481181, 4481321, 4481361
8M-BIT ZEROSB
TM
SRAM
FLOW THROUGH OPERATION
Description
The
碌
PD4481161 is a 524,288-word by 16-bit, the
碌
PD4481181 is a 524,288-word by 18-bit, the
碌
PD4481321 is a
262,144-word by 32-bit and the
碌
PD4481361 is a 262,144-word by 36-bit ZEROSB static RAM fabricated with
advanced CMOS technology using full CMOS six-transistor memory cell.
The
碌
PD4481161,
碌
PD4481181,
碌
PD4481321 and
碌
PD4481361 are optimized to eliminate dead cycles for read to
write, or write to read transitions. These ZEROSB static RAMs integrate unique synchronous peripheral circuitry, 2-bit
burst counter and output buffer as well as SRAM core. All input registers are controlled by a positive edge of the
single clock input (CLK).
The
碌
PD4481161,
碌
PD4481181,
碌
PD4481321 and
碌
PD4481361 are suitable for applications which require
synchronous operation, high speed, low voltage, high density and wide bit configuration, such as buffer memory.
ZZ has to be set LOW at the normal operation. When ZZ is set HIGH, the SRAM enters Power Down State
(鈥淪leep鈥?. In the 鈥淪leep鈥?state, the SRAM internal state is preserved. When ZZ is set LOW again, the SRAM resumes
normal operation.
The
碌
PD4481161,
碌
PD4481181,
碌
PD4481321 and
碌
PD4481361 are packaged in 100-pin PLASTIC LQFP with a
1.4 mm package thickness for high density and low capacitive loading.
Features
鈥?/div>
Low voltage core supply : V
DD
= 3.3 卤 0.165 V (-A65, -A75, -A85, -A65Y, -A75Y, -A85Y)
V
DD
= 2.5 卤 0.125 V (-C75, -C85, -C75Y, -C85Y)
鈥?/div>
Synchronous operation
鈥?/div>
Operating temperature : T
A
= 0 to 70
掳C
(-A65, -A75, -A85, -C75, -C85)
T
A
=
鈭?0
to
+85 掳C
(-A65Y, -A75Y, -A85Y, -C75Y, -C85Y)
鈥?/div>
100 percent bus utilization
鈥?/div>
Internally self-timed write control
鈥?/div>
Burst read / write : Interleaved burst and linear burst sequence
鈥?/div>
Fully registered inputs and outputs for flow through operation
鈥?/div>
All registers triggered off positive clock edge
鈥?/div>
3.3V or 2.5V LVTTL Compatible : All inputs and outputs
鈥?/div>
Fast clock access time : 6.5 ns (133 MHz), 7.5 ns (117 MHz), 8.5 ns (100 MHz)
鈥?/div>
Asynchronous output enable : /G
鈥?/div>
Burst sequence selectable : MODE
鈥?/div>
Sleep mode : ZZ (ZZ = Open or Low : Normal operation)
鈥?/div>
Separate byte write enable : /BW1 to /BW4 (
碌
PD4481321 and
碌
PD4481361)
/BW1 and /BW2 (
碌
PD4481161 and
碌
PD4481181)
鈥?/div>
Three chip enables for easy depth expansion
鈥?/div>
Common I/O using three state outputs
The information in this document is subject to change without notice. Before using this document, please
confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.
Document No. M15561EJ3V0DS00 (3rd edition)
Date Published December 2002 NS CP(K)
Printed in Japan
The mark
shows major revised points.
2001

UPD4481321相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2024 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！