ZL30407 Datasheet_PDF文件下载_芯片资料查询

Low jitter clock outputs suitable for OC-192, OC-

48, OC-12, OC-3 and OC-1 SONET applications

as defined in Telcordia GR-253-CORE

Low jitter clock outputs suitable for STM-64, STM-

16, STM-4 and STM-1 applications as defined in

ITU-T G.813

Provides one differential LVPECL output clock

selectable to 19.44, 38.88, 77.76, 155.52 or

622.08 MHz

Provides a single-ended CMOS output clock at

19.44 MHz

Accepts a single-ended CMOS reference at

19.44 MHz or a differential LVDS, LVPECL or

CML reference at 19.44 or 77.76 MHz

Provides a LOCK indication

8 mm x 8 mm CABGA package

3.3 V supply

Ordering Information

ZL30416GGG

64 Ball CABGA

November 2004

鈥?/div>

-40掳C to +85掳C

鈥?/div>

Description

The ZL30416 is an Analog Phase-Locked Loop (APLL)

designed to provide jitter attenuation and rate

conversion for SDH (Synchronous Digital Hierarchy)

and SONET (Synchronous Optical Network)

networking equipment. The ZL30416 generates low

jitter output clocks suitable for Telcordia GR-253-

CORE OC-192, OC-48, OC-12, OC-3, and OC-1 and

ITU-T G.813 STM-64, STM-16, STM-4 and STM-1

applications.

The ZL30416 accepts a CMOS compatible reference

at 19.44 MHz or a differential LVDS, LVPECL or CML

reference at 19.44 or 77.76 MHz and generates a

differential LVPECL output clock selectable to 19.44,

38.88, 77.76, 155.52 or 622.08 MHz and a single-

ended CMOS clock at 19.44 MHz. The ZL30416

provides a lock indication.

鈥?/div>

Applications

鈥?/div>

SONET/SDH line cards

REF_SEL

LPF

FS3 FS2 FS1

C19o, C38o, C77o,

C155o, C622o,

LVPECL output

C19i

Reference

Selection

MUX

Frequency

& Phase

Detector

Loop

Filter

VCO

REFinP/N

19.44 MHz and 77.76 MHz

State

Machine

Reference

and

Bias Circuit

Frequency

Dividers

and

Clock

Drivers

OC-CLKoP/N

C19o

C19i or C77i

CML, LVDS,

LVPECL input

REF_FREQ

LOCK

BIAS

VCC

GND

VDD

C19oEN

Figure 1 - Functional Block Diagram

1

Zarlink Semiconductor Inc.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

型号

版本

描述

厂商

下载
ZL30100

英文版

T1/E1 System Synchronizer

ZL30100
ZL30100

英文版

T1/E1 System Synchronizer

ZARLINK [Z...

ZL30100
ZL30101

英文版

T1/E1 Stratum 3 System Synchronizer

ZL30101
ZL30101

英文版

T1/E1 Stratum 3 System Synchronizer

ZARLINK [Z...

ZL30101
ZL30102

英文版

T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for D...

ZL30102
ZL30102

英文版

T1/E1 Stratum 4/4E Redundant System Clock Synchronizer for D...

ZARLINK [Z...

ZL30102
ZL30105

英文版

T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for A...

ZL30105
ZL30105

英文版

T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for A...

ZARLINK [Z...

ZL30105
ZL30106

英文版

SONET/SDH/PDH Network Interface DPLL

ZL30106
ZL30106

英文版

SONET/SDH/PDH Network Interface DPLL

ZARLINK [Z...

ZL30106
ZL30107

英文版

GbE Line Card Synchronizer

ZARLINK [Z...

ZL30107
ZL30108

英文版

Network Interface DPLL

ZL30108
ZL30108

英文版

Network Interface DPLL

ZARLINK [Z...

ZL30108
ZL30109

英文版

DS1/E1 System Synchronizer with 19.44 MHz Output

ZL30109
ZL30109

英文版

DS1/E1 System Synchronizer with 19.44 MHz Output

ZARLINK [Z...

ZL30109
ZL30110

英文版

Telecom Rate Conversion DPLL

ZARLINK [Z...

ZL30110
ZL30111

英文版

POTS Line Card PLL

ZARLINK [Z...

ZL30111
ZL30116

英文版

SONET/SDH OC-48/OC-192 System Synchronizer

ZARLINK [Z...

ZL30116
ZL30117

英文版

SONET/SDH OC-48/OC-192 Line Card Synchronizer

ZARLINK [Z...

ZL30117
ZL30119

英文版

Low Jitter Line Card Synchronizer

ZARLINK [Z...

ZL30119

ZL30407 Datasheet

PDF预览

ZL30407相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

ZL30407 Datasheet

PDF预览

ZL30407相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

建议反馈

PDF纠错X