您的位置：维库电子市场网 > Datasheet > DS1685-5

DS1685-5 Datasheet

  • DS1685-5

  • 3V/5V实时时钟

  • 764.00KB

  • 39页

  • MAXIM   MAXIM

阅览下载 纠错 0

扫码查看芯片数据手册

上传产品规格书

PDF预览

DS1685/DS1687 3V/5V Real-Time Clocks
128 x 8 EXTENDED RAM
The DS1685/DS1687 provides 128 x 8 of on-chip SRAM, which is controlled as nonvolatile storage sustained by
V
BAT
and/or V
BAUX
. On power-up, the RAM is accessible after T
REC
.
The on-chip 128 x 8 NV SRAM is accessed by the eight multiplexed address/data lines AD7鈥揂D0. Access to the
SRAM is controlled by two on-chip latch registers. One register is used to hold the SRAM address and the other
register is used to hold read/write data. The SRAM address space is from 00h to 7Fh.
Access to the extended 128 x 8 RAM is controlled by two of the registers shown in Figure 5. The registers in bank
1 must first be selected by setting the DV0 bit in register A to a logic 1. The 7-bit address of the RAM location to be
accessed must be loaded into the extended RAM address register located at 50h. Data in the addressed location
may be read by performing a read operation from location 53h, or written to by performing a write operation to
location 53h. Data in any addressed location may be read or written repeatedly without changing the address in
location 50h.
EXTENDED CONTROL REGISTERS
Two extended control registers are provided to supply controls and status information for the extended features
offered by the DS1685/DS1687. These are designated as extended control registers 4A and 4B and are located in
register bank 1, locations 04AH and 04BH, respectively. The functions of the bits within these registers are
described as follows.
Extended Control Register 4A
MSB
BIT 7
VRT2
BIT 6
INCR
BIT 5
*
BIT 4
*
BIT 3
PAB
BIT 2
RF
BIT 1
WF
LSB
BIT 0
KF
VRT2 鈥?/div>
This status bit gives the condition of the auxiliary battery. It is set to a logic 1 condition when the external
lithium battery is connected to the V
BAUX
. If this bit is read as a logic 0, the external battery should be replaced.
INCR 鈥?/div>
Increment-in-Progress status bit. This bit is set to a 1 when an increment to the time/date registers is in
progress and the alarm checks are being made. INCR is set to a 1 at 122ms before the update cycle starts and is
cleared to 0 at the end of each update cycle.
PAB 鈥?/div>
Power-Active Bar control bit. When this bit is 0, the PWR pin is in the active-low state. When this bit is 1, the
PWR pin is in the high-impedance state. This bit can be written to a logic 1 or 0 by the user. If either WF and WIE =
1 or KF and KSE = 1, the PAB bit is cleared to 0.
RF 鈥?/div>
Ram Clear Flag. This bit is set to a logic 1 when a high-to-low transition occurs on the
RCLR
input if RCE = 1.
The RF bit is cleared by writing it to a logic 0. This bit can also be written to a logic 1 to force an interrupt condition.
WF 鈥?/div>
Wake-Up Alarm Flag. This bit is set to 1 when a wake-up alarm condition occurs or when the user writes it to
a 1. WF is cleared by writing it to a 0.
KF 鈥?/div>
Kickstart Flag. This bit is set to a 1 when a kickstart condition occurs or when the user writes it to a 1. This bit
is cleared by writing it to a logic 0.
*Reserved bits. These bits are reserved for future use by Dallas Semiconductor. They can be read and written, but have no affect on operation.
21 of 33

DS1685-5 PDF文件相关型号

DS1685E,DS1685E-3

DS1685-5 产品属性

  • Maxim Integrated Products

  • Clock, Calendar, Alarm

  • Multiplexed

  • DW:DM:M:Y, Binary

  • HH:MM:SS, Binary

  • 242 B

  • 5.5 V

  • 4.5 V

  • + 70 C

  • 0 C

  • Through Hole

  • PDIP-24

DS1685-5相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

©2025 维库电子市场网（www.dzsc.com）　备案号：浙B2-20050339-1 经营许可证：浙B2-20210386版权声明
买家服务热线：0571-85317607 | 买家服务部QQ： QQ:1609526468
卖家服务热线：0571-85317607 | 卖家服务部QQ： QQ:331652727

扫码下载APP，
一键连接广大的电子世界。

在线人工客服

买家服务：
卖家服务：
技术客服：

0571-85317607

网站技术支持

13606545031

客服在线时间周一至周五
9:00-17:30

关注官方微信号，
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人：

联系方式：

按住滑块，拖拽到最右边
>>
感谢您向阿库提出的宝贵意见，您的参与是维库提升服务的动力！意见一经采纳，将有感恩红包奉上哦！

PDF纠错X

投诉电话：0571-85317607 投诉QQ：

如选匿名将无法为您反馈投诉结果，建议实名投诉！