ISL5416
Data Sheet Revisions:
TABLE 87. REVISION HISTORY
REVISION
6006.2
DATE
January 10, 2003
DESCRIPTION
- TRST Pin Description text added for Circuit Board schematics
- Added text in the VGA/RF Attenuator (Range Control) section, last paragraph
- Figure 3, 鈥淣CO, Mixer and CIC Block Diagram鈥? corrected FIR coefficients table
- Figure 4, 鈥淔IR1 and FIR2 Block Diagrams鈥? updated
- Added Power-up Sequencing Explanation on Page 27
- Table 24, IWA = 0*01h, updated register description (bit values remained the same)
- Table 51, IWA = *000h, updated register description (bit values remained the same)
- Table 52, IWA = *001h, bits 31:29, updated description (bit values remained the same)
- Table 52, IWA = *001h, bits 2:0, updated description (bit values remained the same)
- Table 61, IWA = *008h, bit 0 changed to 鈥淩ESERVED, Set to 0鈥?/div>
- Table 62, 鈥淐ontrol Bit Settings for AGC Modes鈥?added
- Table 83, Added the FIR coefficient loading procedure at the bottom of the table
- In Electrical Specifications table added the following values: t
CHR
, t
RCY
, t
DW
- Figure 12, 鈥淐lock Skews鈥? updated
- Added package drawing note (last page)
CDMA2000-1XRTT:
Figure below shows the overall response using 5-stage CIC filter,
32-tap first FIR filter block and 64-tap second FIR filter block.
-20
-40
-60
-80
-1 00
-1 20
1
2
3
4
5
6
7
8
9
10
x 10
FIGURE 21. OVERALL FILTER RESPONSE OF A SINGLE CDMA2000 CHANNEL
6
69
prev
next