CY7C1464AV33-167BGI Datasheet

  • CY7C1464AV33-167BGI

  • 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL...

  • 772.00KB

  • 0页

  • CYPRESS

扫码查看芯片数据手册

上传产品规格书

PDF预览

CY7C1460AV33
CY7C1462AV33
CY7C1464AV33
Switching Waveforms
(continued)
NOP,STALL and DESELECT Cycles
[24, 25, 27]
1
CLK
CEN
CE
ADV/LD
WE
BWx
ADDRESS
A1
2
3
4
5
6
7
8
9
10
A2
A3
A4
A5
t
CHZ
Data
In-Out (DQ)
WRITE
D(A1)
READ
Q(A2)
STALL
D(A1)
Q(A2)
Q(A3)
D(A4)
Q(A5)
READ
Q(A3)
WRITE
D(A4)
STALL
NOP
READ
Q(A5)
DESELECT
CONTINUE
DESELECT
DON鈥橳 CARE
UNDEFINED
ZZ Mode Timing
[28, 29]
CLK
t ZZ
t
ZZREC
ZZ
t
ZZI
I
SUPPLY
I DDZZ
t RZZI
DESELECT or READ Only
ALL INPUTS
(except ZZ)
Outputs (Q)
High-Z
DON鈥橳 CARE
Notes:
27. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.
28. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device.
29. I/Os are in High-Z when exiting ZZ sleep mode.
Document #: 38-05353 Rev. *D
Page 21 of 27
[+] Feedback

CY7C1464AV33-167BGI 产品属性

  • 84

  • 集成电路 (IC)

  • 存储器

  • -

  • RAM

  • SRAM - 同步

  • 36M(512K x 72)

  • 167MHz

  • 并联

  • 3.135 V ~ 3.6 V

  • -40°C ~ 85°C

  • 209-BGA

  • 209-FBGA(14x22)

  • 托盘

CY7C1464AV33-167BGI相关型号PDF文件下载

您可能感兴趣的PDF文件资料

热门IC型号推荐

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈
返回顶部

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!