ADSP-2185L Datasheet

  • ADSP-2185L

  • DSP Microcomputer

  • 532.21KB

  • 32页

  • AD

扫码查看芯片数据手册

上传产品规格书

PDF预览

ADSP-2185L
Parameter
Bus Request鈥揃us Grant
Timing Requirements:
BR
Hold after CLKOUT High
1
t
BH
t
BS
BR
Setup before CLKOUT Low
1
Switching Characteristics:
CLKOUT High to
xMS, RD, WR
Disable
t
SD
t
SDB
xMS, RD, WR
Disable to
BG
Low
BG
High to
xMS, RD, WR
Enable
t
SE
t
SEC
xMS, RD, WR
Enable to CLKOUT High
t
SDBH
xMS, RD, WR
Disable to
BGH
Low
2
t
SEH
BGH
High to
xMS, RD, WR
Enable
2
0.25t
CK
+ 2
0.25t
CK
+ 17
0.25t
CK
+ 10
0
0
0.25t
CK
鈥?7
0
0
ns
ns
ns
ns
ns
ns
ns
ns
Min
Max
Unit
NOTES
xMS
=
PMS, DMS, CMS, IOMS, BMS.
1
BR
is an asynchronous signal. If
BR
meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
the following cycle. Refer to the
ADSP-2100 Family User鈥檚 Manual, Third Edition
for
BR/BG
cycle relationships.
2
BGH
is asserted when the bus is granted and the processor requires control of the bus to continue.
t
BH
CLKOUT
BR
t
BS
CLKOUT
PMS, DMS
BMS, RD
WR
t
SD
t
SEC
BG
t
SDB
t
SE
BGH
t
SDBH
t
SEH
Figure 21. Bus Request鈥揃us Grant
鈥?0鈥?/div>
REV. A

ADSP-2185L相关型号PDF文件下载

扫码下载APP,
一键连接广大的电子世界。

在线人工客服

买家服务:
卖家服务:

0571-85317607

客服在线时间周一至周五
9:00-17:30

关注官方微信号,
第一时间获取资讯。

建议反馈

联系人:

联系方式:

按住滑块,拖拽到最右边
>>
感谢您向阿库提出的宝贵意见,您的参与是维库提升服务的动力!意见一经采纳,将有感恩红包奉上哦!